| ACT-F128K32 High Speed |
| :---: | :---: |
| 4 Megabit FLASH Multichip Module |

## Features

```
| Low Power 128K x }8\mathrm{ FLASH Die in One MCM
    Package
■ Organized as 128K x 32
    - User Configurable to 256K x 16 or 512K x }
    - Upgradable to 512K x 32 in same Package Style
■ Access Times of 60, 70, 90, 120 and 150ns
■ +5V Programing, 5V }\pm10%\mathrm{ Supply
■100,000 Erase/Program Cycles Typical, 0}\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to +70}\mp@subsup{0}{}{\circ}\textrm{C
\square Low Standby Current
\square TTL Compatible Inputs and CMOS Outputs
■ Embedded Erase and Program Algorithms
■ Page Program Operation and Internal Program
Control Time
■ Commercial, Industrial and Military Temperature
Ranges
- 4 Low Power 128K x 8 FLASH Die in One MCM Package
■ Organized as \(128 \mathrm{~K} \times 32\)
- User Configurable to \(256 \mathrm{~K} \times 16\) or \(512 \mathrm{~K} \times 8\)
- Upgradable to 512K x 32 in same Package Style
- Access Times of 60, 70, 90, 120 and 150ns
■ +5V Programing, 5V \(\pm 10 \%\) Supply
\(\square 100,000\) Erase/Program Cycles Typical, \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
■ Low Standby Current
\(\square\) TTL Compatible Inputs and CMOS Outputs
Embedded Erase and Program Algorithms
Page Program Operation and Internal Program Control Time Ranges
```

■ MIL-PRF-38534 Compliant MCMs Available

- Industry Standard Pinouts
$\square$ Packaging - Hermetic Ceramic
- 68 Lead, .88 " x $.88 "$ x .160 " Single-Cavity Small Outline gull wing, Aeroflex code\# "F5" (Drops into the 68 Lead JEDEC .99"SQ CQFJ footprint)
- 66 Pin, 1.08 " x 1.08 " x . 160" PGA Type, No Shoulder, Aeroflex code\# "P3"
- 66 Pin, 1.08" x 1.08" x .185" PGA Type, With Shoulder, Aeroflex code\# "P7"
$\square$ Sector Architecture (Each Die)
- 8 Equal size sectors of 64 K bytes each
- Any Combination of Sectors can be erased with one command sequence
- Supports Full Chip Erase
■ DESC SMD\# 5962-94716 Released (P3,P7,F5)

Block Diagram - PGA Type Package(P3,P7) \& CQFP(F5)


## General Description

The ACT-F128K32 is a high speed, 4 megabit CMOS flash multichip module (MCM) designed for full temperature range military, space, or high reliability applications.

The MCM can be organized as a $128 \mathrm{~K} \times 32$ bits, $256 \mathrm{~K} \times 16$ bits or $512 \mathrm{~K} \times 8$ bits device and is input TTL and output CMOS compatible. The command register is written by bringing $\overline{W E}$ to a logic low level (VıL), while $\overline{\mathrm{CE}}$ is low and $\overline{\mathrm{OE}}$ is at logic high level $(\mathrm{V} \mathrm{V})$. Reading is accomplished by chip Enable ( $\overline{\mathrm{CE}}$ ) and Output Enable ( $\overline{\mathrm{OE} \text { ) }}$ being logically active, see Figure 9. Access time grades of $60 \mathrm{~ns}, 70 \mathrm{~ns}, 90 \mathrm{~ns}$, 120ns and 150ns maximum are standard.

The ACT-F128K32 is packaged in a hermetically

## General Description, Cont'd,

sealed co-fired ceramic 66 pin, 1.08 " sq PGA or a 68 lead, .88" sq Ceramic Gull Wing CQFP package for operation over the temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and military environment.

Each flash memory die is organized as 128 KX 8 bits and is designed to be programmed in-system with the standard system 5.0V Vcc supply. A 12.0V VpP is not required for write or erase operations. The MCM can also be reprogrammed with standard EPROM programmers (with the proper socket).

The standard ACT-F128K32 offers access times between 60 ns and 150 ns , allowing operation of high-speed microprocessors without wait states. To eliminate bus contention, the device has separate chip enable ( $\overline{\mathrm{CE}}$ ) and write enable (WE). The ACT-F128K32 is command set compatible with JEDEC standard 1 Mbit EEPROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations.

Reading data out of the device is similar to reading from 12.0V Flash or EPROM devices. The ACT-F128K32 is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in less than 0.3
second. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array, (if it is not already programmed before) executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

Each die in the module or any individual sector of the die is typically erased and verified in 1.3 seconds (if already completely preprogrammed).

Each die also features a sector erase architecture. The sector mode allows for 16K byte blocks of memory to be erased and reprogrammed without affecting other blocks. The ACT-F128K32 is erased when shipped from the factory.

The device features single 5.0V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low Vcc detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by Data Polling of D7 or by the Toggle Bit feature on D6. Once the end of a program or erase cycle has been completed,-+ the device internally resets to the read mode.

All bits of each die, or all bits within a sector of a die, are erased via Fowler-Nordhiem tunneling. Bytes are programmed one byte at a time by hot electron injection.

DESC Standard Military Drawing (SMD) numbers are released.

Absolute Maximum Ratings

| Parameter | Symbol | Range | Units |
| :--- | :---: | :---: | :---: |
| Case Operating Temperature | TC | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | TSTG | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltage Range | VCC | -2.0 to +7.0 | V |
| Signal Voltage Range (Any Pin Except A9) Note 1 | VG | -2.0 to +7.0 | V |
| Maximum Lead Temperature (10 seconds) |  | 300 | ${ }^{\circ} \mathrm{C}$ |
| Data Retention |  | 10 | Years |
| Endurance (Write/Erase cycles) |  | 100,000 Minimum |  |
| A9 Voltage for sector protect, Note 2 | VID | -2.0 to +14.0 | V |

Note 1. Minimum DC voltage on input or I/O pins is -0.5 V . During voltage transitions, inputs may undershoot Vss to -2.0 v for periods of up to 20 ns . Maximum DC voltage on input and $\mathrm{I} / \mathrm{O}$ pins is $\mathrm{VCC}+0.5 \mathrm{~V}$. During voltage transitions, inputs and $\mathrm{I} / \mathrm{O}$ pins may overshoot to $\mathrm{Vcc}+2.0 \mathrm{~V}$ for periods up to 20 ns .
Note 2. Minimum DC input voltage on A9 is -0.5 V . During voltage transitions, A9 may undershoot Vss to -2.0 V for periods of up to 20 ns . Maximum DC input voltage on A9 is +12.5 V which may overshoot to 14.0 V for periods up to 20 ns .

## Normal Operating Conditions

| Symbol | Parameter | Minimum | Maximum | Units |
| :---: | :--- | :---: | :---: | :---: |
| VCC | Power Supply Voltage | +4.5 | +5.5 | V |
| VIH | Input High Voltage | +2.0 | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |
| VIL | Input Low Voltage | -0.5 | +0.8 | V |
| TC | Operating Temperature (Military) | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| VID | A9 Voltage for sector protect | 11.5 | 12.5 | V |

## Capacitance

$\left(\mathrm{VIN}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{TC}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Maximum | Units |
| :---: | :--- | :---: | :---: |
| CAD | Ao - A16 Capacitance | 50 | pF |
| COE | $\overline{\mathrm{OE}}$ Capacitance | 50 | pF |
| CWE | Write Enable Capacitance |  |  |
|  | CQFP(F5) Package | 20 | pF |
|  | PGA(P3,P7) Package | 20 | pF |
| CCE | Chip Enable Capacitance | 20 | pF |
| CI/O | I/OO - I/O31 Capacitance | 20 | pF |

Parameters Guaranteed but not tested

DC Characteristics - CMOS Compatible
(Vcc $=5.0 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Tc}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise indicated)

| Parameter | Sym | Conditions | Speeds 60, 70, 90, 120 \& 150ns |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Minimum | Maximum | Units |
| Input Leakage Current | ILI | $\mathrm{Vcc}=5.5 \mathrm{~V}$, ViN = GND to Vcc |  | 10 | $\mu \mathrm{A}$ |
| Output Leakage Current | ILOx32 | $\mathrm{Vcc}=5.5 \mathrm{~V}$, Vin $=\mathrm{GND}$ to Vcc |  | 10 | $\mu \mathrm{A}$ |
| Active Operating Supply Current for Read (1) | Icc1 | $\overline{\mathrm{CE}}=\mathrm{VIL}, \overline{\mathrm{OE}}=\mathrm{VIH}, \mathrm{f}=5 \mathrm{MHz}$ |  | 140 | mA |
| Active Operating Supply Current for Program or Erase(2) | Icc2 | $\overline{\mathrm{CE}}=\mathrm{VIL}, \overline{\mathrm{OE}}=\mathrm{VIH}$ |  | 200 | mA |
| Standby Supply Current | Icc3 | $\mathrm{VcC}=5.5 \mathrm{~V}, \overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{f}=5 \mathrm{MHz}$ |  | 6.5 | mA |
| Static Supply Current (4) | Icc4 | $\mathrm{VCC}=5.5 \mathrm{~V}, \overline{\mathrm{CE}}=\mathrm{VIH}$ |  | 0.6 | mA |
| Output Low Voltage | VoL | $\mathrm{IOL}=+8.0 \mathrm{~mA}, \mathrm{VCC}=4.5 \mathrm{~V}$ |  | 0.45 | V |
| Output High Voltage | Voh1 | $\mathrm{IOH}=-2.5 \mathrm{~mA}, \mathrm{VcC}=4.5 \mathrm{~V}$ | $0.85 \times$ Vcc |  | V |
| Output High Voltage (4) | Voh2 | $\mathrm{IOH}=-100 \mu \mathrm{~A}, \mathrm{Vcc}=4.5 \mathrm{~V}$ | Vcc -0.4 |  | V |
| Low Power Supply Lock-Out Voltage (4) | VLko |  | 3.2 |  | V |

Note 1. The Icc current listed includes both the DC operating current and the frequency dependent component (At 5 MHz ). The frequency component typically is less than $2 \mathrm{~mA} / \mathrm{MHz}$, with OE at VIN.
Note 2. Icc active while Embedded Algorithm (Program or Erase) is in progress.
Note 3. DC Test conditions: $\mathrm{VIL}=0.3 \mathrm{~V}, \mathrm{VIH}=\mathrm{VCC}-0.3 \mathrm{~V}$, unless otherwise indicated
Note 4. Parameter Guaranteed but not tested.

Characteristics - Read Only Operations
$\left(\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Tc}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Parameter | Symbol JEDEC Stand'd |  | $-60$ <br> Min Max |  | -70 <br> Min Max |  | -90 <br> Min Max |  | $-120$ <br> Min Max |  | -150 <br> Min Max |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read Cycle Time | tavav | trc | 60 |  | 70 |  | 90 |  | 120 |  | 150 |  | ns |
| Address Access Time | tavav | tacc |  | 60 |  | 70 |  | 90 |  | 120 |  | 150 | ns |
| Chip Enable Access Time | telav | tce |  | 60 |  | 70 |  | 90 |  | 120 |  | 150 | ns |
| Output Enable to Output Valid | tglav | toe |  | 30 |  | 35 |  | 40 |  | 50 |  | 55 | ns |
| Chip Enable to Output High Z (1) | tehqz | tDF |  | 20 |  | 20 |  | 25 |  | 30 |  | 35 | ns |
| Output Enable High to Output High Z (1) | tGHQZ | tDF |  | 20 |  | 20 |  | 25 |  | 30 |  | 35 | ns |
| Output Hold from Address, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ Change, whichever is first | taxax | toh | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |

Note 1. Guaranteed by design, but not tested
AC Characteristics - Write/Erase/Program Operations, $\overline{\text { WE Controlled }}$
$\left(\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Tc}=-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Parameter | SymbolJEDEC Stand'd |  | -60Min Max |  | $-70$ <br> Min Max |  | $-90$ <br> Min Max |  | $-120$ <br> Min Max |  | $-150$ <br> Min Max |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write Cycle Time | tavac | twc | 60 |  | 70 |  | 90 |  | 120 |  | 150 |  | ns |
| Chip Enable Setup Time | telwL | tce | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Write Enable Pulse Width | twLwh | twp | 30 |  | 35 |  | 45 |  | 50 |  | 50 |  | ns |
| Address Setup Time | tavwL | tas | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Data Setup Time | tovwh | tDs | 30 |  | 30 |  | 45 |  | 50 |  | 50 |  | ns |
| Data Hold Time | twhDx | tDH | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Address Hold Time | twLAX | taH | 45 |  | 45 |  | 45 |  | 50 |  | 50 |  | ns |
| Chip Enable Hold Time (1) | twheh | tch | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Write Enable Pulse Width High | twhwL | twPH | 20 |  | 20 |  | 20 |  | 20 |  | 20 |  | ns |
| Duration of Byte Programming Operation | twhwh1 |  | 14 | TYP | 14 | TYP | 14 | TYP | 14 | TYP | 14 | TYP | $\mu \mathrm{s}$ |
| Sector Erase Time | twhwh2 |  |  | 60 |  | 60 |  | 60 |  | 60 |  | 60 | Sec |
| Chip Erase Time | twhwh3 |  |  | 120 |  | 120 |  | 120 |  | 120 |  | 120 | Sec |
| Read Recovery Time before Write (1) | tghwL |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | $\mu \mathrm{s}$ |
| Vcc Setup Time (1) |  | tvce | 50 |  | 50 |  | 50 |  | 50 |  | 50 |  | $\mu \mathrm{s}$ |
| Chip Programming Time |  |  |  | 12.5 |  | 12.5 |  | 12.5 |  | 12.5 |  | 12.5 | Sec |
| Output Enable Setup Time (1) |  | toes | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Output Enable Hold Time (1) |  | toen | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | ns |

Note 1. Guaranteed by design, but not tested
AC Characteristics - Write/Erase/Program Operations, $\overline{\text { CE Controlled }}$
(Vcc $=5.0 \mathrm{~V}$, Vss $=0 \mathrm{~V}, \mathrm{Tc}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Parameter | SymbolJEDEC Stand'd |  | -60Min Max |  | $\begin{array}{\|c\|} \hline-70 \\ \text { Min Max } \\ \hline \end{array}$ |  | $-90$ <br> Min Max |  | $-120$ <br> Min Max |  | $-150$ <br> Min Max |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write Cycle Time | tavac | twc | 60 |  | 70 |  | 90 |  | 120 |  | 150 |  | ns |
| Write Enable Setup Time | twLEL | tws | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Chip Enable Pulse Width | teleh | tcp | 35 |  | 35 |  | 45 |  | 50 |  | 55 |  | ns |
| Address Setup Time | tavel | tas | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Data Setup Time | tdveh | tDs | 30 |  | 30 |  | 45 |  | 50 |  | 55 |  | ns |
| Data Hold Time | tehdx | tDH | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Address Hold Time | telax | tah | 45 |  | 45 |  | 45 |  | 50 |  | 55 |  | ns |
| Write Enable Hold Time (1) | tehwh | twh | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Write Select Pulse Width High | tehel | tcPH | 20 |  | 20 |  | 20 |  | 20 |  | 20 |  | ns |
| Duration of Byte Programming | twhwh1 |  | 14 | TYP | 14 | TYP | 14 | TYP | 14 | TYP | 14 | TYP | $\mu \mathrm{s}$ |
| Sector Erase Time | twhwh2 |  |  | 60 |  | 60 |  | 60 |  | 60 |  | 60 | Sec |
| Chip Erase Time | twhwh3 |  |  | 120 |  | 120 |  | 120 |  | 120 |  | 120 | Sec |
| Read Recovery Time (1) | tghel |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Chip Programming Time |  |  |  | 12.5 |  | 12.5 |  | 12.5 |  | 12.5 |  | 12.5 | Sec |

Note 1. Guaranteed by design, but not tested

## Device Operation

The ACT-F128K32 MCM is composed of four, one megabit flash EEPROMs. The following description is for the individual flash EEPROM device, is applicable to each of the four memory chips inside the MCM. Chip 1 is distinguished by $\overline{\mathrm{CE}}_{1}$ and I/O1-7, Chip 2 by $\overline{\mathrm{CE}}_{2}$ and I/O8-15, Chip 3 by $\overline{\mathrm{CE}}_{3}$ and I/016-23, and Chip 4 by $\overline{\mathrm{CE}}_{4}$ and I/024-31.
Programming of the ACT-F128K32 is accomplished by executing the program command sequence. The program algorithm, which is an internal algorithm, automatically times the program pulse widths and verifies proper cell status. Sectors can be programed and verified in less than 0.3 second. Erase is accomplished by executing the erase command sequence. The erase algorithm, which is internal, automatically preprograms the array if it is not already programed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell status. The entire memory is typically erased and verified in 3 seconds (if pre-programmed). The sector mode allows for 16K byte blocks of memory to be erased and reprogrammed without affecting other blocks.

## Bus Operation <br> READ

The ACT-F128K32 has two control functions, both of which must be logically active, to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output-Enable ( $\overline{\mathrm{OE}})$ is the output control and should be used to gate data to the output pins of the chip selected. Figure 7 illustrates AC read timing waveforms.

## OUTPUT DISABLE

With Output-Enable at a logic high level ( $\mathrm{V} \stackrel{1 \mathrm{H}}{ }$ ), output from the device is disabled. Output pins are placed in a high impedance state.

## STANDBY MODE

The ACT-F128K32 has two standby modes, a CMOS standby mode ( $\overline{\mathrm{CE}}$ input held at $\mathrm{Vcc}+0.5 \mathrm{~V}$ ), where the

Table 1 - Bus Operations

| Operation | CE | OE | WE | A0 | A1 | A9 | I/O |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | L | L | H | A0 | A1 | A9 | DOUT |
| STANDBY | H | X | X | X | X | X | HIGH Z |
| OUTPUT DISABLE | L | H | H | X | X | X | HIGH Z |
| WRITE | L | H | L | A0 | A1 | A9 | Din |
| ENABLE SECTOR PROTECT | L | VID | L | X | X | VID | X |
| VERIFY SECTOR PROTECT | L | L | H | L | H | VID | Code |

current consumed is typically less than $400 \mu \mathrm{~A}$; and a TTL standby mode ( $\overline{\mathrm{CE}}$ is held $\mathrm{V}_{\mathrm{I}}$ ) is approximately 1 mA . In the standby mode the outputs are in a high impedance state, independent of the OE input.
If the device is deselected during erasure or programming, the device will draw active current until the operation is completed.

## WRITE

Device erasure and programming are accomplished via the command register. The contents of the register serve as input to the internal state machine. The state machine outputs dictate the function of the device.
The command register itself does not occupy an addressable memory location. The register is a latch used to store the command, along with address and data information needed to execute the command. The command register is written by bringing $\overline{W E}$ to a logic low level (VIL), while $\overline{\mathrm{CE}}$ is low and $\overline{\mathrm{OE}}$ is at $\mathrm{V}_{\mathrm{IH}}$. Addresses are latched on the falling edge of $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CE}}$, whichever happens later. Data is latched on the rising edge of the $\overline{W E}$ or $\overline{\mathrm{CE}}$ whichever occurs first. Standard microprocessor write timings are used. Refer to AC Program Characteristics and Waveforms, Figures 3, 8 and 13.

## Command Definitions

Device operations are selected by writing specific address and data sequences into the command register. Table 3 defines these register command sequences.

## READ/RESET COMMAND

The read or reset operation is initiated by writing the read/reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.
The device will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. The device will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard Microprocessor read cycles will retrieve array data. This

Table 2 - Sector Addresses Table

|  | A16 | A15 | A14 | Address Range |
| :---: | :---: | :---: | :---: | :---: |
| SA0 | 0 | 0 | 0 | $00000 \mathrm{~h}-03 F F F h$ |
| SA1 | 0 | 0 | 1 | $04000 \mathrm{~h}-07 F F F h$ |
| SA2 | 0 | 1 | 0 | $08000 \mathrm{~h}-0$ BFFFh |
| SA3 | 0 | 1 | 1 | $0 C 000 \mathrm{~h}-0 F F F F h$ |
| SA4 | 1 | 0 | 0 | $10000 \mathrm{~h}-13 F F F h$ |
| SA5 | 1 | 0 | 1 | $14000 \mathrm{~h}-17 F F F h$ |
| SA6 | 1 | 1 | 0 | $18000 \mathrm{~h}-1$ BFFFh |
| SA7 | 1 | 1 | 1 | 1 C000h $-1 F F F F h$ |

Table 3 - Commands Definitions

| Command Sequence | Bus Write Cycle Req'd | First Bus Write Cycle |  | Second Bus Write Cycle |  | Third Bus Write Cycle |  | Fourth Bus Read/Write Cycle |  | Fifth Bus Write Cycle |  | Sixth Bus Write Cycle |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data |
| Read/Reset | 4 | 5555H | AAH | 2AAAH | 55H | 5555H | FOH | RA | RD |  |  |  |  |
| Byte Program | 6 | 5555H | AAH | 2AAAH | 55H | 5555H | AOH | PA | PD |  |  |  |  |
| Chip Erase | 6 | 5555H | AAH | 2AAAH | 55H | 5555H | 80H | 5555H | AAH | 2AAAH | 55H | 5555H | 10H |
| Sector Erase | 6 | 5555H | AAH | 2AAAH | 55H | 5555H | 80H | 5555H | AAH | 2AAAH | 55H | SA | 30H |

1. Address bit $\mathrm{A} 15=\mathrm{X}=$ Don't Care. Write Sequences may be initiated with A 15 in either state.
2. Address bit A16 $=X=$ Don't Care for all address commands except for Program Address (PA) and Sector Address (SA).
3. RA = Address of the memory location to be read
$\mathrm{PA}=$ Address of the memory location to be programmed. Addresses are latched on the falling edge of the $\overline{\text { WE pulse. }}$
SA = Address of the sector to be erased. The combination of A16, A15, A14 will uniquely select any sector.
4. $R D=$ Data read from location RA during read Operation.
$\mathrm{PD}=$ Data to be programmed at location PA. Data is latched on the rising edge of $\overline{\mathrm{WE}}$.
default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Figure 7 for the specific timing parameters.

## BYTE PROGRAMING

The device is programmed on a byte-byte basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$, whichever occurs later, while the data is latched on the rising edge of $\overline{C E}$ or WE whichever occurs first. The rising edge of $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$ (whichever happens first) begins programming using the Embedded Program Algorithm. Upon executing the program algorithm command sequence the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell.
The automatic programming operation is completed when the data on D7 (also used as Data Polling) is equivalent to data written to this bit at which time the device returns to the read mode and addresses are no longer latched. Therefore, the device requires that a valid address be supplied by the system at this particular instance of time for Data Polling operations. Data Polling must be performed at the memory location which is being programmed.
Any commands written to the chip during the Embedded Program Algorithm will be ignored.
Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may cause the device to exceed programming time limits (D5 $=1$ ) or result in an apparent success, according to the data polling algorithm, but a read from reset/read mode will show that the data is still " 0 ". Only erase operations can convert " 0 "s to " 1 "s.
Figure 3 illustrates the programming algorithm using typical command strings and bus operations.

## CHIP ERASE

Chip erase is a six bus cycle operation. There are two 'unlock' write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.
Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence (Figure 4) the device will automatically program and verify the entire memory for an all zero data pattem prior to electrical erase. The erase is performed concurrently on all sectors at the same time. The system is not required to provide any controls or timings during these operations. Note: Post Erase data state is all " 1 "s.
The automatic erase begins on the rising edge of the last WE pulse in the command sequence and terminates when the data on D7 is "1" (see Write Operation Status section - Table 3) at which time the device retums to read mode. See Figures 4 and 9.

## SECTOR ERASE

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "setup" command. Two more "unlock" write cycles are then followed by the sector erase command. The sector address (any address location within the desired sector) is latched on the falling edge of WE, while the command $(30 \mathrm{H})$ is latched on the rising edge of WE. After a time-out of $80 \mu \mathrm{~s}$ from the rising edge of the last sector erase command, the sector erase operation will begin.
Multiple sectors may be erased concurrently by writing the six bus cycle operations as described above. This sequence is followed with writes of the sector erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than $80 \mu \mathrm{~s}$ otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of $80 \mu \mathrm{~s}$ from the rising edge of the last $\overline{W E}$ will initiate the execution of the Sector Erase command(s). If another falling edge of the WE occurs
within the $80 \mu \mathrm{~s}$ time-out window the timer is reset. (Monitor D3 to determine if the sector erase timer window is still open, see section D3, Sector Erase Timer.) Any commarid other than Sector Erase during this period will reset the device to read mode, ignoring the previous command string. In that case, restart the erase on those sectors and allow them to complete.
Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 7).
Sector erase does not require the user to program the device prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase. When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations. Post Erase data state is all "1"s. The automatic sector erase begins after the $80 \mu \mathrm{~s}$ time out from the rising edge of the WE pulse for the last sector erase command pulse and terminates when the data on D7, Data Polling, is "1" (see Write Operatlon Status secton) at which time the device returns to read mode. Data Polling must be performed at an address within any of the sectors being erased.
Figure 4 illustrates the Embedded Erase Algorithm.

## Data Protection

The ACT-F128K32 is designed to offer protection against accidental erasure or programming caused by spurious system level singles that may exist during power transitions. During power up the device automatically resets the internal state machine in the read mode. Also, with its control register architecture, alteration of the memory content only occurs after successful completion of specific multi-bus cycle command sequences.
The device also incorporates several features to prevent inadvertent write cycles resulting from Vcc power-up and power-down transitions or system noise.

## LOW Vcc WRITE INHIBIT

To avoid initiation of a write cycle during Vcc power-up and power-down, a write cycle is locked out for Vcc less than 3.2 V (typically 3.7 V ). If $\mathrm{Vcc}<\mathrm{V}$ Lko, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to read mode. Subsequent writes will be ignored until the Vcc level is greater than Vlko. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when Vcc is above 3.2 V .

## WRITE PULSE GLITCH PROTECTION

Noise pulses of less than 5ns (typical) on $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$ will not initiate a write cycle.

## LOGICAL INHIBIT

Writing is inhibited by holding anyone of $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CE}}=$ $\mathrm{V}_{\mathrm{IH}}$ or $\overline{\mathrm{WE}}=\mathrm{V}_{\mathrm{I}}$. To initiate a write cycle $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ must be logical zero while $\overline{O E}$ is a logical one.

## POWER-UP WRITE INHIBIT

Power-up of the device with $\overline{W E}=\overline{C E}=V_{I L}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ will not accept commands on the rising edge of WE. The internal state machine is automatically reset to the read mode on power-up.

## Write Operation Status

## D7 <br> DATA POLLING

The ACT-F128K32 features $\overline{\text { Data }}$ Polling as a method to indicate to the host that the internal algorithms are in progress or completed.
During the program algorithm, an attempt to read the device will produce compliment data of the data last written to D7. Upon completion of the programming algorithm an attempt to read the device will produce the true data last written to D7. Data Polling is valid after the rising edge of the fourth WE pulse in the four write pulse sequence.
During the erase algorithm, D7 will be " 0 " until the erase operation is completed. Upon completion data at D7 is "1". For chip erase, the Data Polling is valid after the rising edge of the sixth WE pulse in the six write pulse sequence. For sector erase, the Data Polling is Valid after the last rising edge of the sector erase WE pulse.
The Data Polling feature is only active during the programming algorithm, erase algorithm, or sector erase time-out.
See Figures 6 and 10 for the Data Polling specifications.

## D6 <br> TOGGLE BIT

The ACT-F128K32 also features the "Toggle Bit" as a method to indicate to the host system that algorithms are in progress or completed.
During a program or erase algorithm cycle, successive attempts to read data from the device will result in D6 toggling between one and zero. Once the program or erase algorithm cycle is completed, D6 Will stop toggling and valid data will be read on successive attempts. During programming the Toggle Bit is valid after the rising edge of the fourth $\overline{W E}$ pulse in the four write pulse sequence. For chip erase the Toggle Bit is valid after the rising edge of the sixth WE pulse in the six write pulse sequence. For Sector erase, the Toggle Bit is valid after the last rising edge of the sector erase WE pulse. The Toggle Bit is active during the sector time out.
See Figure 1 and 5.

Table 4-Hardware Sequence Flags

| In Progress | Status | D7 | D6 | D5 | D4 | D3 | D2 - D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Auto-Programming | $\overline{\text { D7 }}$ | Toggle | 0 | 0 | 0 | Reserved for future use |
|  | Programming in Auto Erase | 0 | Toggle | 0 | 0 | 1 |  |
|  | Erase in Auto Erase | 0 | Toggle | 0 | 1 | 1 |  |
| Exceeding Time Limits | Auto-Programming | D7 | Toggle | 1 | 0 | 0 | Reserved for future use |
|  | Programming in Auto Erase | T0 | Toggle | 1 | 0 | 1 |  |
|  | Erase in Auto Erase | 0 | Toggle | 1 | 1 | 1 |  |

## D5 <br> EXCEEDED TIMING LIMITS

D5 will indicate if the program or erase time has exceeded the specified limits. Under these conditions D5 will produce a "1". The Program or erase cycle was not successfully completed. Data Polling is the only operation function of the device under this condition. The $\overline{\mathrm{CE}}$ circuit will partially power down the device under these conditions by approximately 8 mA per chip. The OE and WE pins will control the output disable functions as shown in Table 1. To reset the device, write the reset command sequence to the device. This allows the system to continue to use the other active sectors in the device.

## D4 - HARDWARE SEQUENCE FLAG

If the device has exceeded the specified erase or program time and D5 is "1", then D4 Will indicate which step in the algorithm the device exceeded the limits. A " 0 " in D4 indicates in programming, a "1" indicates an erase. (See Table 4)

## D3 <br> SECTOR ERASE TIMER

After the completion of the initial sector erase command sequence the sector erase time-out will begin. D3 will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.
If Data Polling or the Toggle Bit indicates the device has been written with a valid erase command, D3 may be used to determine if the sector erase timer window is still open. If D3 is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit. If D3 is low ("0"), the device will accept additional sector erase commands. To ensure the command has been accepted, the software should check the status of D3 prior to and following each subsequent sector erase command. If D3 were high on the second status check, the command may not have been accepted.

## Sector Protection Algorithims

## SECTOR PROTECTION

The ACT-F128K32 features hardware sector protection which will disable both program and erase operations to an individual sector or any group of sectors. To activate this mode, the programming equipment must force VID on control pin OE and address pin A9. The sector addresses should be set using higher address lines A16, A 15 , and A14. The protection mechanism begins on the falling edge of the WE pulse and is terminated with the rising edge of the same.
It is also possible to verify if a sector is protected during the sector protection operation. This is done by setting $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{VIL}$ and $\overline{\mathrm{WE}}=\mathrm{V} \mathrm{IH}$ (A9 remains high at $\left.\mathrm{VID}^{2}\right)$. Reading the device at address location XXX2H, where the higher order addresses (A16, A15 and A14) define a particular sector, will produce 01 H at data outputs D0 D7, for a protected sector.

## SECTOR UNPROTECT

The ACT-F128K32 also features a sector unprotect mode, so that a protected sector may be unprotected to incorporate any changes in the code. All sectors should be protected prior to unprotecting any sector.
To activate this mode, the programming equipment must force $V_{I D}$ on control pins $\overline{O E}, \overline{C E}$, and address pin $A 9$. The address pins A6, A7, and A12 should be set to $\mathrm{V}_{\mathrm{IH}}$, and $A 6=$ VIL. The unprotection mechanism begins on the falling edge of the WE pulse and is terminated with the rising edge of the same.
It is also possible to determine if a sector is unprotected in the system by writing the autoselect command. Performing a read operation at address location XXX2H, where the higher order addresses (A16, A15, and A14) define a particular sector address, will produce 00 H at data outputs (D0-D7) for an unprotected sector.

Figure 1
AC Waveforms for Toggle Bit During Embedded Algorithm Operations


Figure 2

## AC Test Circuit



Notes:

1) Vz is programmable from -2 V to +7 V . 2) IOL and IOH programmable from 0 to 16 mA . 3) Tester Impedance $\mathrm{ZO}=75 \Omega$. 4) Vz is typically the midpoint of VOH and VoL . 5) IOL and IOH are adjusted to simulate a typical resistance load circuit. 6) ATE Tester includes jig capacitance.

Figure 3
Programming Algorithm

| Bus <br> Operations | Command <br> Sequence | Comments |
| :--- | :--- | :--- |
| Standby |  |  |
| Write | Program | Valid Address/Data Sequence |
| Read |  | $\overline{\text { Data Polling to Verify Programming }}$ |
| Standby |  | Compare Data Output to Data Expected |



Program Command Sequence (Address/Command):


Figure 4
Erase Algorithm

| Bus <br> Operations | Command <br> Sequence | Comments |
| :--- | :--- | :--- |
| Standby |  |  |
| Write | Erase |  |
| Read |  | $\overline{\text { Data Polling to Verify Erasure }}$ |
| Standby |  | Compare Output to FFH |



Chip Erase Command Sequence
(Address/Command)


Individual Sector/Multiple Sector Erase Command Sequence (Address/Command)


Note 1. To Ensure the command has been accepted, the system software should check the status of D3 prior to and following each subsequent sector erase command. If D3 were high on the second status check, the command may not have been accepted.

Figure 5
Toggle Bit Algorithm


Note 1. D6 is rechecked even if $D 5=" 1 "$ because D6 may stop toggling at the same time as D5 changes to "1".

Figure 6
Data Polling Algorithm


Note 1. D 7 is rechecked even if $\mathrm{D} 5=" 1$ " because D7 may change simultaneously with D5.

Figure 7
AC Waveforms for Read Operations


Figure 8

## Write/Erase/Program

## Operation, $\overline{\text { WE Controlled }}$



Notes:

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. D7 is the Output of the complement of the data written to the deviced.
4. Dout is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.

Figure 9

## AC Waveforms Chip/Sector

## Erase Operations



Notes:

1. SA is the sector address for sector erase.

Figure 10

## AC Waveforms for Data Polling During Embedded Algorithm Operations



* D7=Valid Data (The device has completed the Embedded operation).

Figure 11
Sector Protection Algorithm


Figure 12
Sector Unprotect Algorithm

Notes:
SA0 $=$ Sector Address for initial sector SA7 = Sector Address for last sector Please refer to Table 2


Figure 13
Write/Erase/Program Operation, $\overline{\text { CE Controlled }}$


Pin Numbers \& Functions

| 66 Pins - PGA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin\# | Function | Pin\# | Function | Pin\# | Function | Pin\# | Function |
| 1 | I/O8 | 18 | A15 | 35 | I/O25 | 52 | WE3 |
| 2 | 1/O9 | 19 | Vcc | 36 | I/O26 | 53 | $\overline{\mathrm{CE}} 3$ |
| 3 | I/O10 | 20 | $\overline{\mathrm{CE}} 1$ | 37 | A7 | 54 | GND |
| 4 | A14 | 21 | NC | 38 | A12 | 55 | I/O19 |
| 5 | A16 | 22 | I/O3 | 39 | NC | 56 | I/O31 |
| 6 | A11 | 23 | I/O15 | 40 | A13 | 57 | I/О30 |
| 7 | A0 | 24 | I/O14 | 41 | A8 | 58 | 1/O29 |
| 8 | NC | 25 | 1/O13 | 42 | I/O16 | 59 | I/O28 |
| 9 | I/O0 | 26 | 1/O12 | 43 | 1/O17 | 60 | A1 |
| 10 | 1/O1 | 27 | $\overline{\mathrm{OE}}$ | 44 | 1/O18 | 61 | A2 |
| 11 | 1/O2 | 28 | NC | 45 | Vcc | 62 | А3 |
| 12 | $\overline{\mathrm{WE}} 2$ | 29 | $\overline{\mathrm{WE}} 1$ | 46 | $\overline{\mathrm{CE}} 4$ | 63 | 1/O23 |
| 13 | $\overline{\mathrm{CE}} 2$ | 30 | 1/O7 | 47 | $\overline{\mathrm{WE}} 4$ | 64 | 1/O22 |
| 14 | GND | 31 | I/O6 | 48 | I/O27 | 65 | I/O21 |
| 15 | I/O11 | 32 | I/O5 | 49 | A4 | 66 | I/O20 |
| 16 | A10 | 33 | I/O4 | 50 | A5 |  |  |
| 17 | A9 | 34 | I/O24 | 51 | A6 |  |  |

"P3" - 1.08" SQ PGA Type (without shoulder) Package
"P7" - 1.08" SQ PGA Type (with shoulder) Package


All dimensions in inches

Pin Numbers \& Functions

| 68 Pins - CQFP Package |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin\# | Function | Pin\# | Function | Pin\# | Function | Pin\# | Function |
| 1 | GND | 18 | GND | 35 | $\overline{\mathrm{OE}}$ | 52 | GND |
| 2 | $\overline{\mathrm{CE}}_{3}$ | 19 | I/O8 | 36 | $\overline{\mathrm{CE}} 2$ | 53 | I/O23 |
| 3 | A5 | 20 | 1/O9 | 37 | NC | 54 | 1/O22 |
| 4 | A4 | 21 | I/O10 | 38 | $\overline{\mathrm{WE}} 2$ | 55 | I/O21 |
| 5 | A3 | 22 | I/O11 | 39 | $\overline{\mathrm{WE}} 3$ | 56 | I/O20 |
| 6 | A2 | 23 | 1/O12 | 40 | $\overline{\mathrm{WE}} 4$ | 57 | 1/O19 |
| 7 | A1 | 24 | 1/O13 | 41 | NC | 58 | I/O18 |
| 8 | A0 | 25 | I/O14 | 42 | NC | 59 | 1/O17 |
| 9 | NC | 26 | I/O15 | 43 | NC | 60 | I/O16 |
| 10 | I/O0 | 27 | Vcc | 44 | I/O31 | 61 | Vcc |
| 11 | 1/O1 | 28 | A11 | 45 | 1/О30 | 62 | A10 |
| 12 | 1/O2 | 29 | A12 | 46 | 1/O29 | 63 | A9 |
| 13 | 1/O3 | 30 | A13 | 47 | 1/O28 | 64 | A8 |
| 14 | 1/O4 | 31 | A14 | 48 | 1/O27 | 65 | A7 |
| 15 | I/O5 | 32 | A15 | 49 | 1/O26 | 66 | A6 |
| 16 | I/O6 | 33 | A16 | 50 | I/O25 | 67 | $\overline{\mathrm{WE}} 1$ |
| 17 | I/O7 | 34 | $\overline{\mathrm{CE}} 1$ | 51 | I/O24 | 68 | $\overline{\mathrm{CE}} 4$ |

"F5" - Single-Cavity CQFP

Top View


All dimensions in inches


Ordering Information

| Model Number | DESC Drawing Number | Speed | Package |
| :--- | :---: | :---: | :---: |
| ACT-F128K32N-060P3Q | $5962-9471605 \mathrm{HZX}^{*}$ | 60 ns | PGA |
| ACT-F128K32N-070P3Q | $5962-9471604 \mathrm{HZC}$ | 70 ns | PGA |
| ACT-F128K32N-090P3Q | $5962-9471603 \mathrm{HZC}$ | 90 ns | PGA |
| ACT-F128K32N-120P3Q | $5962-9471602 \mathrm{HZC}$ | 120 ns | PGA |
| ACT-F128K32N-150P3Q | $5962-9471601 \mathrm{HZC}$ | 150 ns | PGA |
| ACT-F128K32N-060P7Q | $5962-9471605 \mathrm{H8} \mathrm{X}^{*}$ | 60 ns | PGA |
| ACT-F128K32N-070P7Q | $5962-9471604 \mathrm{H} 8 \mathrm{C}$ | 70 ns | PGA |
| ACT-F128K32N-090P7Q | $5962-9471603 \mathrm{H} 8 \mathrm{C}$ | 90 ns | PGA |
| ACT-F128K32N-120P7Q | $5962-9471602 \mathrm{H8C}$ | 120 ns | PGA |
| ACT-F128K32N-150P7Q | $5962-9471601 \mathrm{H8C}$ | 150 ns | PGA |
| ACT-F128K32N-060F5Q | $5962-9471605 \mathrm{HNX}$ | 60 ns | CQFP |
| ACT-F128K32N-070F5Q | $5962-9471604 \mathrm{HNC}$ | 70 ns | CQFP |
| ACT-F128K32N-090F5Q | $5962-9471603 \mathrm{HNC}$ | 90 ns | CQFP |
| ACT-F128K32N-120F5Q | $5962-9471602 \mathrm{HNC}$ | 120 ns | CQFP |
| ACT-F128K32N-150F5Q | $5962-9471601 \mathrm{HNC}$ | 150 ns | CQFP |

* Pending

Part Number Breakdown


Specification subject to change without notice

Telephone: (516) 694-6700
FAX: (516) 694-6715
Toll Free Inquiries: 1-(800) 843-1553

