AD775

FEATURES
CMOS 8-Bit 20 MSPS Sampling A/D Converter
Low Power Dissipation: $\mathbf{6 0} \mathbf{~ m W}$
+5 V Single Supply Operation
Differential Nonlinearity: 0.3 LSB
Differential Gain: 1\%
Differential Phase: 0.5 Degrees
Three-State Outputs
On-Chip Reference Bias Resistors
Adjustable Reference Input
Video Industry Standard Pinout
Small Packages:
24-Pin 300 Mil SOIC Surface Mount
24-Pin $\mathbf{4 0 0}$ Mil Plastic DIP

## PRODUCT DESCRIPTION

The AD 775 is a CM OS, low power, 8 -bit, 20 M SPS sampling analog-to-digital converter (ADC). T he AD 775 features a builtin sampling function and on-chip reference bias resistors to provide a complete 8-bit ADC solution. The AD 775 utilizes a pipelined/ping pong two-step flash architecture to provide high sampling rates (up to 35 M Hz ) while maintaining very low power consumption ( 60 mW ).
Its combination of excellent D N L, fast sampling rate, low differential gain and phase errors, extremely low power dissipation, and single +5 V supply operation make it ideally suited for a variety of video and image acquisition applications, including portable equipment. The AD 775's reference ladder may be connected in a variety of configurations to accommodate different input ranges. The low input capacitance ( 11 pF typical) provides an easy-to-drive input load compared to conventional flash converters.
The AD 775 is offered in both 300 mil SOIC and 400 mil DIP plastic packages, and is designed to operate over an extended commercial temperature range $\left(-20^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$.


## PRODUCT HIGHLIGHTS

Low Power: T he AD 775 has a typical supply current of 12 mA , for a power consumption of 60 mW . Reference ladder current is also low: 6.6 mA typical, minimizing the reference power consumption.
Complete Solution: T he AD 775's switched capacitor design features an inherent sample/hold function: no external SHA is required. On-chip reference bias resistors are included to allow a supply-based reference to be generated without any external resistors.

Excellent Differential N onlinearity: The AD 775 features a typical DNL of 0.3 LSBs , with a maximum limit of 0.5 LSBs . No missing codes is guaranteed.
Single +5 V Supply 0 peration: T he AD 775 is designed to operate on a single +5 V supply, and the reference ladder may be configured to accommodate analog inputs inclusive of ground.
Low Input C apacitance: The 11 pF input capacitance of the AD 775 can significantly decrease the cost and complexity of input driving circuitry, compared with conventional 8-bit flash ADCs.

[^0]One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700

Fax: 617/326-8703
 CLOCK $=20 \mathrm{MHz}$ unless otherwise noted)

| Parameter | Min | $\begin{gathered} \text { AD775 } \\ \text { Typ } \end{gathered}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| RESOLUTION | 8 |  |  | Bits |
| DC ACCURACY <br> Integral N onlinearity (INL) <br> Differential Nonlinearity (DNL) <br> No M issing Codes <br> Offset <br> T o Top of Ladder $V_{\text {RT }}$ <br> To Bottom of Ladder $\mathrm{V}_{\mathrm{Rb}}$ | $\begin{aligned} & -10 \\ & 0 \end{aligned}$ | $\begin{aligned} & +0.5 \\ & \pm 0.3 \\ & \text { GUARANTEED } \\ & \\ & -35 \\ & +15 \end{aligned}$ | $\begin{aligned} & 1.3 \\ & \pm 0.5 \\ & \\ & -60 \\ & +45 \end{aligned}$ | LSB LSB <br> mV <br> mV |
| VIDEO ACCURACY ${ }^{1}$ <br> D ifferential G ain Error Differential Phase Error |  | $\begin{aligned} & 1.0 \\ & 0.5 \end{aligned}$ |  | $\begin{aligned} & \text { \% } \\ & \text { D egrees } \end{aligned}$ |
| ANALOG INPUT <br> Input Range $\left(\mathrm{V}_{\mathrm{RT}}-\mathrm{V}_{\mathrm{RB}}\right)$ Input C apacitance |  | $\begin{aligned} & 2.0 \\ & 11 \end{aligned}$ |  | $\begin{aligned} & \text { V p-p } \\ & \mathrm{pF} \end{aligned}$ |
| $\begin{aligned} & \text { AC SPECIFICATIONS2} \\ & \text { Signal-to-N oise and Distortion (S/(N + D)) } \\ & \mathrm{f}_{\text {IN }}=1 \mathrm{MHz} \\ & \mathrm{f}_{\text {IN }}=5 \mathrm{MHz} \\ & \text { Total Harmonic Distortion (THD) } \\ & \mathrm{f}_{\text {IN }}=1 \mathrm{MHz} \\ & \mathrm{f}_{\text {IN }}=5 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 47 \\ & 41 \\ & \\ & -51 \\ & -42 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| REFERENCE INPUT <br> Reference Input Resistance ( $\mathrm{R}_{\text {REF }}$ ) <br> Case 1: $\mathrm{V}_{\mathrm{RT}}=\mathrm{V}_{\mathrm{RTS}}, \mathrm{V}_{\mathrm{RB}}=\mathrm{V}_{\mathrm{RBS}}$ <br> Reference Bottom Voltage ( $\mathrm{V}_{\mathrm{RB}}$ ) <br> Reference Span ( $\mathrm{V}_{\mathrm{RT}}-\mathrm{V}_{\mathrm{RB}}$ ) <br> Reference Ladder C urrent (I $I_{\text {REF }}$ ) <br> Case 2: $\mathrm{V}_{\mathrm{RT}}=\mathrm{V}_{\mathrm{RTS}}, \mathrm{V}_{\mathrm{RB}}=\mathrm{AV}_{\mathrm{SS}}$ <br> Reference Span ( $\mathrm{V}_{\mathrm{RT}}-\mathrm{V}_{\mathrm{RB}}$ ) <br> Reference Ladder C urrent (I $I_{\text {Ref }}$ ) | $\begin{aligned} & 230 \\ & \\ & 0.60 \\ & 1.96 \\ & 4.4 \\ & \\ & 2.25 \\ & 5 \end{aligned}$ | $\begin{aligned} & 300 \\ & \\ & 0.64 \\ & 2.09 \\ & 7.0 \\ & 2.39 \\ & 8 \end{aligned}$ | $\begin{aligned} & 450 \\ & \\ & 0.68 \\ & 2.21 \\ & 9.6 \\ & \\ & 2.53 \\ & 11 \end{aligned}$ | $\Omega$ <br> V <br> V <br> mA <br> V <br> mA |
| POWER SUPPLIES <br> Operating Voltages <br> $A V_{D D}$ <br> $D V_{D D}$ <br> Operating C urrent <br> $I A V_{D D}$ <br> $I D V_{D D}$ <br> $I A V_{D D}+I D V_{D D}$ | $\begin{aligned} & +4.75 \\ & +4.75 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 2.5 \\ & 12 \end{aligned}$ | $\begin{aligned} & +5.25 \\ & +5.25 \end{aligned}$ <br> 17 | Volts <br> Volts <br> mA <br> mA <br> mA |
| POWER CONSUMPTION |  | 60 | 85 | mW |
| TEMPERATURE RANGE Operating | -20 |  | +75 | ${ }^{\circ} \mathrm{C}$ |

## NOTES

${ }^{1}$ NSTC 40 IRE modulation ramp, CLOCK $=14.3 \mathrm{M}$ SPS.
${ }^{2} \mathrm{f}_{\mathrm{IN}}$ amplitude $=0.3 \mathrm{~dB}$ full scale.
Specifications subject to change without notice. See D efinition of Specifications for additional information.


| Parameter | Symbol | DV ${ }_{\text {D }}$ | Min | $\begin{aligned} & \text { AD775J } \\ & \text { Typ } \end{aligned}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUT |  |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\text {IH }}$ | 5.0 | 4.0 |  |  | V |
| Low Level Input Voltage | $V_{\text {IL }}$ | 5.0 |  |  | 1.0 | v |
| High Level Input C urrent |  |  |  |  |  |  |
| $\left(\mathrm{V}_{\mathrm{IH}}=\mathrm{DV}_{\text {DD }}\right)$ | $\mathrm{I}_{\mathrm{IH}}$ | 5.25 |  |  | 5 | $\mu \mathrm{A}$ |
| Low Level Input Current |  |  |  |  |  |  |
| $\left(\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}\right)$ | $1 / 1$ | 5.25 | -5 |  |  | $\mu \mathrm{A}$ |
| Logic Input C apacitance | $\mathrm{C}_{\text {IN }}$ |  |  | 5 |  | pF |
| LOGIC OUTPUTS |  |  |  |  |  |  |
| High Level Output Current |  |  |  |  |  |  |
| $\overline{\mathrm{OE}}=\mathrm{DV}_{\text {SS }}, \mathrm{V}_{\text {OH }}=\mathrm{DV}^{\text {DD }}-0.5 \mathrm{~V}$ | $\mathrm{IOH}^{\text {O }}$ | 4.75 |  |  | -1.1 | mA |
| $\overline{\mathrm{OE}}=\mathrm{DV}_{\text {DD }}, \mathrm{V}_{\text {OH }}=D V_{D D}$ | $10 z$ | 5.25 |  |  | 16 | $\mu \mathrm{A}$ |
| Low Level Output Current |  |  |  |  |  |  |
| $\overline{\mathrm{OE}}=\mathrm{DV}_{\text {SS }}, \mathrm{V}_{\text {OL }}=0.4 \mathrm{~V}$ | Iol | 4.75 | 3.7 |  |  | mA |
| $\overline{\mathrm{OE}}=\mathrm{DV} \mathrm{DD}, \mathrm{V}_{0 L}=0 \mathrm{~V}$ | $\mathrm{I}_{0 z}$ | 5.25 |  |  | 16 | $\mu \mathrm{A}$ |

## TIMING SPECIFICATIONS

|  | Symbol | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M aximum Conversion Rate |  | 20 | 35 |  | M Hz |
| Clock Period | $\mathrm{t}_{\mathrm{c}}$ | 50 |  |  |  |
| Clock High | $\mathrm{t}_{\mathrm{CH}}$ | 25 |  |  | ns |
| Clock Low | $\mathrm{t}_{\text {cL }}$ | 25 |  |  | ns |
| Output D elay | $\mathrm{t}_{\text {OD }}$ |  | 18 | 30 |  |
| Pipeline D elay (L atency) |  |  |  | 2.5 | Clock Cycles |
| Sampling Delay | $t_{\text {DS }}$ |  | 4 |  |  |
| A perture Jitter |  |  | 30 |  | ps |

[^1]

Figure 1. AD775 Timing Diagram

## PIN DESCRIPTION

| Pin No. | Symbol | Type | Name and Function |
| :---: | :---: | :---: | :---: |
| 1 | $\overline{\mathrm{OE}}$ | DI | $\overline{\mathrm{OE}}=$ L ow $\quad \overline{\mathrm{OE}}=\mathrm{H}$ igh |
|  |  |  | N ormal Operating M ode. High Impedance Outputs. |
| 2, 24 | DV ${ }_{\text {S }}$ | P | Digital Ground. N ote: $\mathrm{V}_{\text {SS }}$ and $A V_{\text {SS }}$ pins should share a common ground plane on the circuit board. |
| 3 | D 0 (LSB) | DO | L east Significant Bit, D ata B it 0. |
| 4-9 | D 1-D 6 | DO | D ata B its 1 T hrough 6. |
| 10 | D 7 (MSB) | DO | M ost Significant Bit, D ata Bit 7. |
| 11, 13 | DV ${ }_{\text {D }}$ | P | +5 V Digital Supply. N ote: $\mathrm{DV}_{\text {DD }}$ and $\mathrm{AV}_{\text {DD }}$ pins should share a common supply on the circuit board. |
| 12 | CLK | DI | Clock Input. |
| 16 | $V_{\text {RTS }}$ | AI | Reference Top Bias. Short to $V_{\text {RT }}$ for Self-Bias. |
| 17 | $V_{\text {RT }}$ | AI | R eference L adder Top. |
| 23 | $V_{\text {RB }}$ | AI | R eference L adder Bottom. |
| 22 | $V_{\text {RBS }}$ | AI | Reference Bottom Bias. Short to $\mathrm{V}_{\text {RB }}$ for Self-Bias. |
| 14, 15, 18 | $A V_{D D}$ | P | +5 V Analog Supply. $N$ ote: $D V_{D D}$ and $A V_{D D}$ pins should share a common supply within 0.5 inches of the AD 775. |
| 19 | $V_{\text {IN }}$ | AI | Analog Input. Input Span $=\mathrm{V}_{\mathrm{RT}}-\mathrm{V}_{\mathrm{RB}}$. |
| 20, 21 | $\mathrm{AV}_{\mathrm{SS}}$ | P | Analog Ground. $N$ ote: $D V_{S S}$ and $A V_{S S}$ pins should share a common ground within 0.5 inches of the AD 775. |

NOTE
Type: AI = Analog Input; DI = Digital Input; D O = Digital Output; P = Power.

## PIN CONFIGURATION (DIP and SOIC)



## MAXIMUM RATINGS*


Supply Difference (AV $V_{D D}-D V_{D D}$ ) . . . . . . . . . . . . . . . . . . . 0 V
Ground Difference ( $\mathrm{AV}_{\mathrm{SS}}-\mathrm{DV}_{\mathrm{SS}}$ ) . . . . . . . . . . . . . . . . . . . 0 V
Reference Voltage ( $\mathrm{V}_{\mathrm{RT}}, \mathrm{V}_{\mathrm{RB}}$ ) . . . . . . . . . . . . . . . . $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{S S}$
A nalog Input Voltage ( $\mathrm{V}_{\text {IN }}$ ) ........................ $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\text {SS }}$
Digital Input Voltage (CLK) . . . . . . . . . . . . . . . . . . V VD to $\mathrm{V}_{S S}$
Digital Output Voltage ( $\mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\text {OL }}$ ) $\ldots \ldots \ldots . . . . \mathrm{V}_{\text {DD }}$ to $\mathrm{V}_{\text {SS }}$
Storage Temperature . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
*Stresses above those listed under "Absolute M aximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

| Model | Temperature <br> Range | Package <br> Description | Package <br> Option |
| :--- | :--- | :--- | :--- |
| AD 775JN | $-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $24-$ - in 400 M il Plastic DIP | $\mathrm{N}-24 \mathrm{~B}$ |
| AD 775JR | $-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $24-$ Pin 300 M il SOIC | R-24A |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 775 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Figure 2. $S /(N+D)$ vs. Input Frequency at 20 MSPS Clock Rate $\left(V_{I N}=-0.3 d B\right)$


Figure 3. Typical FFT at 1 MHz Input, 20 MSPS Clock Rate $\left(V_{I N}=-0.5 d B\right)$


Figure 4. Typical Differential Nonlinearity (DNL)


Figure 5. THD vs. Input Frequency at 20 MSPS Clock Rate $\left(V_{I N}=-0.3 d B\right)$


Figure 6. Typical FFT at 5 MHz Input, 20 MSPS Clock Rate $\left(V_{I N}=-0.5 d B\right)$


Figure 7. Typical Integral Nonlinearity (INL)

## AD775

## DEFINITIONS OF SPECIFICATIONS Integral Nonlinearity (INL)

Integral nonlinearity refers to the deviation of each individual code from a line drawn from "zero" through "full scale." The point used as "zero" occurs 1/2 LSB before the first code transition. "Full scale" is defined as a level $11 / 2$ LSB beyond the last code transition. T he deviation is measured from the center of each particular code to the true straight line.

## Differential Nonlinearity (DNL, No Missing Codes)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. D NL is the deviation from this ideal value. It is often specified in terms of the resolution for which no missing codes ( NMC ) is guaranteed.

## Offset Error

The first code transition should occur at a level $1 / 2$ LSB above nominal negative full scale. Offset referred to the Bottom of L adder $\mathrm{V}_{\mathrm{RB}}$ is defined as the deviation from this ideal. The last code transition should occur 1 1/2 LSB below the nominal positive full scale. Offset referred to the $T$ op of $L$ adder $V_{R T}$ is defined as the deviation from this ideal.

## Differential Gain

The percentage difference between the output amplitudes of a small high frequency sine wave at two stated levels of a low frequency signal on which it is superimposed.

## Differential Phase

The difference in the output phase of a small high frequency sine wave at two stated levels of a low frequency signal on which it is superimposed.

## Pipeline Delay (Latency)

The number of clock cycles between conversion initiation and the associated output data being made available. N ew output data is provided every clock cycle.

## Signal-to-Noise Plus Distortion Ratio (S/N+D)

$\mathrm{S} / \mathrm{N}+\mathrm{D}$ is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components including harmonics but excluding dc . T he value for $\mathrm{S} / \mathrm{N}+\mathrm{D}$ is expressed in decibels.

## Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

## THEORY OF OPERATION

The AD 775 uses a pipelined two-step (subranging) flash architecture to achieve significantly lower power and lower input capacitance than conventional full flash converters while still maintaining high throughput. T he analog input is sampled by the switched capacitor comparators on the falling edge of the input clock: no external sample and hold is required. T he coarse comparators determine the top four bits (M SBs), and select the appropriate reference ladder taps for the fine comparators. With the next falling edge of the clock, the fine comparators determine the bottom four bits (LSBs). Since the LSB comparators require a full clock cycle between their sampling instant and their decision, the converter alternates between two sets of fine comparators in a "ping-pong" fashion. This multiplexing allows a new input sample to be taken on every falling clock edge, thereby providing 20 M SPS operation. The data is accumulated in the correction logic and output through a three-state output latch on the rising edge of the clock. The latency between input sampling and the corresponding converted output is 2.5 clock cycles.
All three comparator banks utilize the same resistive ladder for their reference input. The analog input range is determined by the voltages applied to the bottom and top of the ladder, and the AD 775 can digitize inputs down to 0 V using a single supply. On-chip application resistors are provided to allow the ladder to be conveniently biased by the supply voltage.
The AD 775 uses switched capacitor autozeroing techniques to cancel the comparators' offsets and achieve excellent differential nonlinearity performance: typically $\pm 0.3$ LSB. T he integral nonlinearity is determined by the linearity of the reference ladder and is typically +0.5 LSB.

## APPLYING THE ADT75

## REFERENCE INPUT

The AD 775 features a resistive reference ladder similar to that found in most conventional flash converters. The analog input range of the converter falls between the top ( $\mathrm{V}_{\mathrm{RT}}$ ) and bottom $\left(\mathrm{V}_{\mathrm{RB}}\right)$ voltages of this ladder. T he nominal resistance of the ladder is 300 ohms, though this may vary from 230 ohms to 450 ohms. The minimum recommended voltage for $\mathrm{V}_{\mathrm{RB}}$ is 0 V ; the linearity performance of the converter may deteriorate for input spans $\left(\mathrm{V}_{\mathrm{RB}}-\mathrm{V}_{\mathrm{RB}}\right)$ below 1.8 V . While 2.8 V is the recommended maximum ladder top voltage $\left(\mathrm{V}_{\mathrm{RT}}\right)$, the top of the ladder may be as high as the positive supply voltage ( $A V_{D D}$ ) with minimal linearity degradation.


Figure 8. Reference Configuration: 0.64 V to 2.73 V
T o simplify biasing of the AD 775, on-chip reference bias resistors are provided on Pins 16 and 22. The two recommended configurations for these resistors are shown in Figures 8 and 9.

In the topology shown in Figure 8, the top of the ladder ( $\mathrm{V}_{\mathrm{RT}}$ ) is shorted to the top bias resistor $\left(\mathrm{V}_{\text {RTS }}\right)$ (Pin 17 shorted to Pin 16), while the bottom of the ladder ( $\mathrm{V}_{\mathrm{RB}}$ ) is shorted to the bottom bias resistor ( $\mathrm{V}_{\mathrm{RBS}}$ ) (Pin 23 shorted to Pin 22). T his creates a resistive path (nominally 725 ohms) between $A V_{D D}$ and $A V_{S S}$. For nominal supply voltages ( 5 V and 0 V respectively), this creates an input range of 0.64 V to 2.73 V .
Both top and bottom of the reference ladder should be decoupled, preferably with a chip capacitor to ground to minimize reference noise.
The topology shown in Figure 9 provides a ground-inclusive input range. The bottom of the ladder $\left(\mathrm{V}_{\mathrm{RB}}\right)$ is shorted to $\mathrm{A} \mathrm{V}_{\mathrm{SS}}$. ( 0 V ), while the top of the ladder $\left(\mathrm{V}_{\mathrm{RT}}\right)$ is connected to the onboard bias resistor ( $\mathrm{V}_{\text {RTS }}$ ). This provides a nominal input range of 0 V to +2.4 V for $\mathrm{AV}_{\mathrm{DD}}$ of 5 V . The $\mathrm{V}_{\text {RBS }}$ pin may be left floating, or shorted to $\mathrm{AV}_{\mathrm{SS}}$.


Figure 9. Reference Configuration: 0 V to +2.4 V M ore elaborate topologies can be used for those wishing to provide an input span based on an external reference voltage. The circuit in Figure 10 uses the AD 7802.5 V reference to drive the top of the ladder $\left(\mathrm{V}_{\mathrm{RT}}\right)$, with the bottom $\left(\mathrm{V}_{\mathrm{RB}}\right)$ of the ladder grounded to provide an input span of 0 V to +2.5 V . This is modified in Figure 11 to shift the 2.5 V span up 700 mV .


Figure 10. Reference Configuration: 0 V to 2.5 V The AD 775 can accommodate dynamic changes in the reference voltage for gain or offset adjustment. H owever, conversions that are in progress, including those in the converter pipeline, while the reference voltages are changing will be invalid.


Figure 11. Reference Configuration: 0.7 V to 3.2 V

## ANALOG INPUT

The impedance looking into the analog input is essentially capacitive, as shown in the equivalent circuit of $F$ igure 12, typically totalling around 11 pF . A portion of this capacitance is parasitic; the remainder is part of the switched capacitor structure of the comparator arrays. The switches close on the rising edge of the clock, acquire the input voltage, and open on the clock's falling edge (the sampling instant). The charge that must be moved onto the capacitors during acquisition will be a function of the converter's previous two samples, but there should be no sample-to-sample crosstalk so long as ample driving impedance and acquisition time are provided.


Figure 12. Equivalent Analog Input Circuit ( $V_{\text {IN }}$ )
For example, to ensure accurate acquisition (to $1 / 4$ bit accuracy) of a full-scale input step in less than 20 ns , a source impedance of less than 100 ohms is recommended. Figure 13 shows one option of input buffer circuitry using the AD 817. T he AD 817 acts as both an inverting buffer and level shifting circuit. In order to level shift the ground-based input signal to the dc level required by the input of the AD 775, the supply voltage is resistively divided to produce the appropriate voltage at the noninverting input of the AD 817. For most applications, the AD 817 provides a low cost, high performance level shifter. T he AD 811 is recommended for systems which require faster settling times.


Figure 13. Level Shifting Input Buffer
The analog input range is set by the voltage at the top and bottom of the reference ladder. In general, the larger the span $\left(\mathrm{V}_{\mathrm{RT}}-\mathrm{V}_{\mathrm{RB}}\right.$ ), the better the differential nonlinearity ( DNL ) of the converter; a 1.8 V span is suggested as a minimum to realize good linearity performance. AS the input voltage exceeds 2.8 V (for $A V_{D D}=4.75 \mathrm{~V}$ ), the input circuitry may start to slightly degrade the acquisition performance.

## CLOCK INPUT

The AD 775's internal control circuitry makes use of both clock edges to generate on-chip timing signals. T o ensure proper settling and linearity performance, both $\mathrm{t}_{\mathrm{CH}}$ and $\mathrm{t}_{\mathrm{CL}}$ times should be 25 ns or greater. For sampling frequencies at or near 20 M SPS, a $50 \%$ duty cycle clock is recommended. F or slower sampling applications, the AD 775 can accommodate a wider range of duty cycles, provided each clock phase is as least 25 ns .
U nder certain conditions, the AD 775 can be operated at sampling rates above 20 M SPS. Figure 14 shows the signal-to-noise plus distortion (S/(N+D)) performance of a typical AD 775 versus clock frequency. It is extremely important to note that the maximum clock rate will be a strong function of both temperature and supply voltage. In general, the part slows down with increasing temperature and decreasing supply voltage.


Figure 14. $S(N+D)$ vs. Clock Frequency (Temperature $=+25^{\circ} \mathrm{C}$ )
A significant portion of the AD 775's power dissipation is proportional to the clock frequency: Figure 15 illustrates this tradeoff for a typical part.


Figure 15. Power Dissipation vs. Clock Frequency
In applications sensitive to aperture jitter, the clock signal should have a fall time of less than 3 ns . H igh speed CM OS logic families (HC/HCT) are recommended for their symmetrical swing and fast rise/fall times. Care should be taken to minimize the fanout and capacitive loading of the clock input line.

## DIGITAL INPUTS AND OUTPUTS

The AD 775's digital interface uses standard CM OS, with logic thresholds roughly midway between the supplies ( $D V_{S S}, D V_{D D}$ ). T he digital output is presented in straight binary format, with full scale (1111 1111) corresponding to $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{RT}}$, and zero (0000 0000) corresponding to $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{RB}}$. Excessive capacitive loading of the digital output lines will increase the dynamic power dissipation as well as the on-chip digital noise. L ogic fanout and parasitic capacitance on these lines should be minimized for optimum noise performance.
The data output lines may be placed in a high output impedance state by bringing $\overline{\mathrm{OE}}$ (Pin 1) to a logic high. Figure 16 indicates typical timing for access and float delay times ( $\mathrm{t}_{\mathrm{HL}}$ and $\mathrm{t}_{\mathrm{DD}}$ respectively). $N$ ote that even when the outputs are in a high impedance state, activity on the digital bus can couple back to the sensitive analog portions of the AD 775 and corrupt conversions in progress.


Figure 16. High Impedance Output Timing

## POWER SUPPLY CONNECTIONS AND DECOUPLING

The analog and digital supplies of the AD 775 have been separate to prevent the typically large transients associated with the on-chip digital circuitry from coupling into the analog supplies ( $A V_{D D}, A V_{S S}$ ). H owever, in order to avoid possible latch-up conditions, $A V_{D D}$ and $D V_{D D}$ must share a common supply external to the part, preferably a common source somewhere on the PC board.

Each supply should be decoupled by a $0.1 \mu \mathrm{~F}$ capacitor located as close to the device pin as possible. Surface-mount capacitors, by virtue of their low parasitic inductance, are preferable to through-hole types. A larger capacitor ( $10 \mu \mathrm{~F}$ electrolytic) should be located somewhere on the board to help decouple large, low frequency supply noise. F or specific layout information, refer to the AD 775 Evaluation Board section of the data sheet.

## APPLICATIONS

## ADTIS EVALUATION BOARD

Figures 17 through 22 show the schematic and printed circuit board (PCB) layout for the AD 775 evaluation board. Referring to Figure 17, the input signal is buffered by U 3, an AD 817 op amp configured as a unity-gain follower. The signal is then accoupled and dc-biased by adjusting potentiometer R14. Video and imaging applications would typically use a dc-restoration circuit instead of the manual potentiometer adjustment. Q 1, an emitter-follower, buffers the input signal and provides ample current to drive a simple low-pass filter. The filtering is included to limit wideband noise and highlight the fact that the AD 775 can be driven from a nonzero source impedance.
The reference circuit is similar to the one shown in Figure 11 with the exception that R1 and R2 allow precise adjustment of


Figure 17. AD775 Evaluation Board Schematic

## AD775

$\mathrm{V}_{\mathrm{RT}}$ and $\mathrm{V}_{\mathrm{RB}}$. $N$ ote that the $\mathrm{V}_{\mathrm{RT}}$ and $\mathrm{V}_{\mathrm{RB}}$ traces (see Figures 19 and 20) are run in parallel and in the same proximity. Any noise coupling is likely to be common mode to both signals and would result in an offset error but not a gain error. The entire reference circuit is powered by a single +5 V supply. The minimum voltage for $\mathrm{V}_{\mathrm{RB}}$ is determined by the impedance of the AD 822 output stage and the amount of current flowing through the internal resistor ladder of the AD 775.
T he sampling clock is buffered by U 7, a 74 H C 04 inverter. It is recommended that the output loading of the inverter is minimized in order to maintain fast transition times on the clock. An additional inverter is used to provide a buffered clock signal whose rising edges indicate that data is valid. A 74AL S541 buffers the eight digital data outputs of the AD 775 to improve the load driving capability.
The multilayer PCB board layout shows some of the important design guidelines recommended for the AD 775. The most im-
portant aspect is the power and ground distribution. While the AD 775 has separate analog and digital power and ground pins, the AD 775 should be treated as an entirely analog component. The ground plane is joined close to the ADC in order to maintain a low potential difference across the analog and digital ground pins. Because the power and grounds are derived from a common point, a slit in the ground plane is used to minimize any interaction between the analog and digital return currents.
The power for the $A D 775, A V_{D D}$ and $D V_{D D}$, are derived from the same supply. Separate traces are run to $A V_{D D}$ and $D V_{D D}$ and joined together at the source. While not used on the evaluation board, a ferrite bead or inductor can effectively isolate noise generated by digital circuitry such as the output buffers. In cases where only a single supply is available, the inductor should not be placed between $A V_{D D}$ and DV $V_{D D}$. Instead, both supplies of the AD 775 should be connected together and isolated from entirely digital components.

Table I. Components List

| Reference Designator | Description | Quantity |
| :---: | :---: | :---: |
| R1, R2, R14 | Potentiometer | 3 |
| R 3, R15 | Resistor, 1\%, 499 ת | 2 |
| R 4, R13, R16 | Resistor, 1\%, $49.9 \Omega$ | 3 |
| R5, R10 | Resistor, 1\%, $20 \Omega$ | 2 |
| R6-R9 | Resistor, 1\%, $10 \mathrm{k} \Omega$ | 4 |
| R 11 | Resistor, 1\%, $75 \Omega$ | 1 |
| R 12 | Resistor, 1\%, $4.99 \mathrm{k} \Omega$ | 1 |
| CR1 | Diode, 1N 4148 | 1 |
| C 1, C2, C5, C6, C9, C12-C15, C 18 |  |  |
| C20, C22, C23 | Ceramic Cap, Z5U, $0.1 \mu \mathrm{~F}$ | 13 |
| C3, C4 | C apacitor, M ica, 390 pF | 2 |
| C 7 | C apacitor, M ica, 10 pF | 1 |
| C8 | C apacitor, T antalum, $22 \mu \mathrm{~F}, 16 \mathrm{~V}$ | 1 |
| C 11, C16, C 19, C21 | C apacitor, Alum. Electrolytic, $47 \mu \mathrm{~F}, 16 \mathrm{~V}$ | 4 |
| Q1 | T ransistor, 2N 3904 | 1 |
| U 1 | AD 680JT | 1 |
| U 2 | AD 822AN | 1 |
| U3 | AD 817AN | 1 |
| U4 | 78M 05 | 1 |
| U 5 | AD 775 | 1 |
| U6 | 74ALS541N | 1 |
| U 7 | 74HC04N | 1 |
| J1, J8 | B N C Jack | 2 |



Figure 18. Silkscreen Layer (Not to Scale)


Figure 19. Component Side PCB Layout (Not to Scale)


Figure 20. Solder Side PCB Layout (Not to Scale)


Figure 21. Ground Plane PCB Layout (Not to Scale)


Figure 22. Power Plane PCB Layout (Not to Scale)

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).

Plastic DIP (N-24B)


SOIC (R-24A)



[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

[^1]:    Specifications subject to change without notice.

