

# Single Supply, Rail-to-Rail Low Power FET-Input Op Amp

**AD822** 

### **FEATURES**

**True Single Supply Operation Output Swings Rail to Rail** Input Voltage Range Extends below Ground Single Supply Capability from 3 V to 36 V Dual Supply Capability from ±1.5 V to ±18 V **High Load Drive** Capacitive Load Drive of 350 pF, G = +1 Minimum Output Current of 15 mA **Excellent AC Performance for Low Power** 800 mA Max Quiescent Current per Amplifier Unity Gain Bandwidth: 1.8 MHz Slew Rate of 3.0 V/ms **Good DC Performance** 800 mV Max Input Offset Voltage 2 mV/°C Typ Offset Voltage Drift 25 pA Max Input Bias Current **Low Noise** 13 nV/√Hz @ 10 kHz No Phase Inversion

APPLICATIONS
Battery-Powered Precision Instrumentation
Photodiode Preamps
Active Filters
12- to 14-Bit Data Acquisition Systems
Medical Instrumentation
Low Power References and Regulators

### PRODUCT DESCRIPTION

The AD822 is a dual precision, low power FET input op amp that can operate from a single supply of 3.0 V to 36 V, or dual supplies of  $\pm 1.5$  V to  $\pm 18$  V. It has true single supply capability





Figure 1. Input Voltage Noise vs. Frequency

### REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

CONNECTION DIAGRAM 8-Lead Plastic DIP, MSOP, and SOIC



with an input voltage range extending below the negative rail, allowing the AD822 to accommodate input signals below ground in the single supply mode. Output voltage swing extends to within 10 mV of each rail providing the maximum output dynamic range.

Offset voltage of 800  $\mu$ V max, offset voltage drift of 2  $\mu$ V/°C, input bias currents below 25 pA and low input voltage noise provide dc precision with source impedances up to a Gigaohm. 1.8 MHz unity gain bandwidth, –93 dB THD at 10 kHz and 3 V/ $\mu$ s slew rate are provided with a low supply current of 800  $\mu$ A per amplifier. The AD822 drives up to 350 pF of direct capacitive load as a follower, and provides a minimum output current of 15 mA. This allows the amplifier to handle a wide range of load conditions. This combination of ac and dc performance, plus the outstanding load drive capability, results in an exceptionally versatile amplifier for the single supply user.

The AD822 is available in two performance grades. The A and B grades are rated over the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.

The AD822 is offered in three varieties of 8-lead package: Plastic DIP, MSOP, and SOIC.




Figure 2. Gain-of-2 Amplifier;  $V_S$  = 5, 0,  $V_{IN}$  = 2.5 V Sine Centered at 1.25 V,  $R_L$  = 100  $k\Omega$ 

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2001

# $\textbf{AD822-SPECIFICATIONS} \text{ (V}_{\text{S}} = \text{0, 5 V @ T}_{\text{A}} = 25^{\circ}\text{C, V}_{\text{CM}} = \text{0 V, V}_{\text{OUT}} = \text{0.2 V unless otherwise noted.)}$

Parameter	Conditions	Min	AD822A Typ	Max	Min	AD822B Typ M	ax	Unit
DC PERFORMANCE	Conditions	141111			Min			
Initial Offset Max Offset over Temperature			0.1	0.8		0.1 0		mV
Offset Drift			0.5 2	1.2		0.5 0.5	9	mV μV/°C
Input Bias Current	$V_{CM} = 0 \text{ V to } 4 \text{ V}$		2	25		2 10	)	pΑ
at T <sub>MAX</sub>	CM		0.5	5		0.5 2.	5	nA
Input Offset Current			2	20		2 10	)	pA
at T <sub>MAX</sub>	V = 0.2 V to 4 V		0.5			0.5		nA
Open-Loop Gain	$V_O = 0.2 \text{ V to 4 V}$ $R_L = 100 \text{ k}\Omega$	500	1000		500	1000		V/mV
$T_{MIN}$ to $T_{MAX}$	141 100 142	400	1000		400	1000		V/mV
	$R_L = 10 \text{ k}\Omega$	80	150		80	150		V/mV
$T_{MIN}$ to $T_{MAX}$	D 410	80	•		80			V/mV
T to T	$R_L = 1 \text{ k}\Omega$	15 10	30		15 10	30		V/mV V/mV
T <sub>MIN</sub> to T <sub>MAX</sub>		10			10			V/111 V
NOISE/HARMONIC PERFORMANCE								
Input Voltage Noise 0.1 Hz to 10 Hz			2			2		μV p-p
f = 10 Hz			25			25		μν p <u>-p</u> nV/√Hz
f = 100 Hz			21			21		nV/√Hz
f = 1  kHz			16			16		nV/√ <u>H</u> z
f = 10 kHz			13			13		$nV/\sqrt{Hz}$
Input Current Noise 0.1 Hz to 10 Hz			18			18		fΛ
f = 1 kHz			0.8			0.8		fA p-p fA/√Hz
Harmonic Distortion	$R_{L} = 10 \text{ k}\Omega \text{ to } 2.5 \text{ V}$		0.0			0.0		111/ 1112
f = 10  kHz	$V_0 = 0.25 \text{ V to } 4.75 \text{ V}$		-93			-93		dB
DYNAMIC PERFORMANCE								
Unity Gain Frequency			1.8			1.8		MHz
Full Power Response	$V_{O} p - p = 4.5 V$		210			210		kHz
Slew Rate			3			3		V/µs
Settling Time	V 00V 45V		1.4			1.4		
to 0.1% to 0.01%	$V_0 = 0.2 \text{ V to } 4.5 \text{ V}$		1.4 1.8			1.4 1.8		μs μs
			1.0			1.0		μο
MATCHING CHARACTERISTICS Initial Offset				1.0		0.	5	mV
Max Offset over Temperature				1.6		1.		mV
Offset Drift			3	1.0		3		μV/°C
Input Bias Current				20		10	)	pΑ
Crosstalk @ $f = 1 \text{ kHz}$	$R_L = 5 \text{ k}\Omega$		-130			-130		dB
f = 100 kHz			-93			-93		dB
INPUT CHARACTERISTICS							_	
Common-Mode Voltage Range <sup>2</sup>		-0.2		+4	-0.2	+4		V
${ m T_{MIN}}$ to ${ m T_{MAX}}$ CMRR	$V_{CM} = 0 \text{ V to } 2 \text{ V}$	-0.2 66	80	+4	-0.2 69	80	*	V dB
$T_{MIN}$ to $T_{MAX}$	V CM - 0 V 10 2 V	66	00		66	80		dB
Input Impedance								
Differential			$10^{13}    0.5$			$10^{13} \  0.5$		ΩpF
Common Mode			$10^{13}$ 2.8			$10^{13} \  2.8$		Ω∥pF
OUTPUT CHARACTERISTICS								
Output Saturation Voltage <sup>3</sup>			_	_		_		
$V_{OL}$ – $V_{EE}$	$I_{SINK} = 20 \mu A$		5	7		5 7	,	mV
$T_{MIN}$ to $T_{MAX}$	$I_{SOURCE} = 20 \mu A$		10	10		10 14		mV mV
$rac{ m V_{CC} -  m V_{OH}}{ m T_{MIN}}$ to $ m T_{MAX}$	I <sub>SOURCE</sub> – 20 μA		10	14 20		10 14 20		mV mV
V <sub>OL</sub> -V <sub>EE</sub>	I <sub>SINK</sub> = 2 mA		40	55		40 55		mV
$T_{MIN}$ to $T_{MAX}$			•	80		80		mV
$V_{CC}$ – $V_{OH}$	$I_{SOURCE} = 2 \text{ mA}$		80	110		80 11		mV
$T_{MIN}$ to $T_{MAX}$	T 15 1		222	160		16		mV
V <sub>OL</sub> -V <sub>EE</sub>	$I_{SINK} = 15 \text{ mA}$		300	500		300 50	000	mV mV
$\mathrm{T_{MIN}}$ to $\mathrm{T_{MAX}}$ $\mathrm{V_{CC}} ext{-V_{OH}}$	I <sub>SOURCE</sub> = 15 mA		800	1000 1500			500	mV mV
${ m T_{MIN}}$ to ${ m T_{MAX}}$	-200KCE - 13 HILL		500	1900			000	mV
Operating Output Current		15			15	17	-	mA
$T_{MIN}$ to $T_{MAX}$		12			12			mA
Capacitive Load Drive			350			350		pF
POWER SUPPLY								
Quiescent Current T <sub>MIN</sub> to T <sub>MAX</sub>			1.24	1.6		1.24 1.	6	mA
Power Supply Rejection	$V_S$ + = 5 V to 15 V	66	80		70	80		dB
$T_{MIN}$ to $T_{MAX}$		66			70			dB

-2- REV. B

(V\_S =  $\pm\,5$  V @ T\_A = 25°C, V\_{CM} = 0 V, V\_{OUT} = 0 V unless otherwise noted.)

Parameter	Conditions	Min	AD822A Typ	Max	Min	AD822 Typ	B Max	Unit
DC PERFORMANCE	Conditions	IVIIII	Тур	Max	IVIII	Тур	Max	Cint
Initial Offset Max Offset over Temperature Offset Drift Input Bias Current at T <sub>MAX</sub> Input Offset Current at T <sub>MAX</sub>	$V_{CM} = -5 \text{ V to } +4 \text{ V}$		0.1 0.5 2 2 0.5 2 0.5	0.8 1.5 25 5 20		0.1 0.5 2 2 0.5 2 0.5	0.4 1 10 2.5 10	mV mV μV/°C pA nA pA nA
Open-Loop Gain	$V_O = -4 \text{ V to } +4 \text{ V}$ $R_L = 100 \text{ k}\Omega$	400	1000		400	1000		V/mV
$T_{MIN}$ to $T_{MAX}$	$R_{L} = 100 \text{ k}\Omega$ $R_{L} = 10 \text{ k}\Omega$	400 400 80	150		400 400 80	150		V/mV V/mV V/mV
$T_{MIN}$ to $T_{MAX}$	$R_{L} = 1 k\Omega$	80 20	30		80 20	30		V/mV V/mV
$T_{MIN}$ to $T_{MAX}$	NL - 1 K22	10	30		10	50		V/mV
NOISE/HARMONIC PERFORMANCE Input Voltage Noise 0.1 Hz to 10 Hz f = 10 Hz f = 100 Hz f = 1 kHz f = 10 kHz			2 25 21 16			2 25 21 16		$\mu V p-p \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz}$
Input Current Noise 0.1 Hz to 10 Hz			13 18			13 18		fA p-p
f = 1 kHz Harmonic Distortion	$R_{L} = 10 \text{ k}\Omega$		0.8			0.8		fA/√Hz
f = 10 kHz	$V_0 = \pm 4.5 \text{ V}$		-93			-93		dB
DYNAMIC PERFORMANCE Unity Gain Frequency Full Power Response Slew Rate	V <sub>O</sub> p-p = 9 V		1.9 105 3			1.9 105 3		MHz kHz V/µs
Settling Time to 0.1% to 0.01%	$V_0 = 0 \text{ V to } \pm 4.5 \text{ V}$		1.4 1.8			1.4 1.8		μs μs
MATCHING CHARACTERISTICS Initial Offset Max Offset over Temperature Offset Drift Input Bias Current Crosstalk @ f = 1 kHz f = 100 kHz	$R_L$ = 5 k $\Omega$		3 -130 -93	1.0 3 25		3 -130 -93	0.5 2 10	mV mV μV/°C pA dB dB
	V <sub>CM</sub> = -5 V to +2 V	-5.2 -5.2 66 66	$80 \\ 10^{13} \  0.5 \\ 10^{13} \  2.8 $	+4 +4	-5.2 -5.2 69 66	$80 \\ 10^{13} \  0.5 \\ 10^{13} \  2.8 $	+4 +4	V V dB dB
OUTPUT CHARACTERISTICS Output Saturation Voltage³  Vol^Vee TMIN to TMAX VCC^VOH TMIN to TMAX VOL^VEE TMIN to TMAX VCC^VOH TMIN to TMAX VCC^VOH TMIN to TMAX VCC^VOH TMIN to TMAX VOL^VEE TMIN to TMAX VOL^VEE TMIN to TMAX CCC^VOH TMIN TO TMAX Capacitive Load Drive	$I_{SINK} = 20 \mu A$ $I_{SOURCE} = 20 \mu A$ $I_{SINK} = 2 mA$ $I_{SOURCE} = 2 mA$ $I_{SINK} = 15 mA$ $I_{SOURCE} = 15 mA$	15 12	5 10 40 80 300 800	7 10 14 20 55 80 110 160 500 1000 1500 1900	15 12	5 10 40 80 300 800	7 10 14 20 55 80 110 160 500 1000 1500	mV mV mV mV mV mV mV mV mV mV mV mV mV pF
POWER SUPPLY Quiescent Current $T_{MIN}$ to $T_{MAX}$ Power Supply Rejection $T_{MIN}$ to $T_{MAX}$	V <sub>S</sub> + = 5 V to 15 V	66 66	1.3 80	1.6	70 70	1.3 80	1.6	mA dB dB

REV. B -3-

# $\pmb{AD822-SPECIFICATIONS} \ (\textit{V}_{\textrm{S}}=\pm 15 \ \textrm{V} \ @ \ \textit{T}_{\textrm{A}}=25^{\circ}\textrm{C}, \ \textit{V}_{\textrm{CM}}=0 \ \textrm{V}, \ \textit{V}_{\textrm{OUT}}=0 \ \textrm{V} \ \textrm{unless otherwise noted.})$

			AD822A			AD822	В	
Parameter	Conditions	Min	Тур	Max	Min	Typ	Max	Unit
DC PERFORMANCE Initial Offset Max Offset over Temperature Offset Drift	V -0V		0.4 0.5 2	2 3		0.3 0.5 2 2	1.5 2.5	mV mV μV/°C
Input Bias Current at ${ m T_{MAX}}$	$V_{CM} = 0 V$ $V_{CM} = -10 V$ $V_{CM} = 0 V$		2 40 0.5	25 5		40 0.5	12 2.5	pA pA nA
Input Offset Current at $T_{MAX}$	V CM - U V		2 0.5	20		0.5 2 0.5	12	pA nA
Open-Loop Gain	$V_{O} = +10 \text{ V to } -10 \text{ V}$ $R_{I} = 100 \text{ k}\Omega$	500	2000		500	2000		V/mV
$T_{MIN}$ to $T_{MAX}$	$R_L = 10 \text{ k}\Omega$	500 100	500		500 100	500		V/mV V/mV
$T_{ m MIN}$ to $T_{ m MAX}$	$R_L = 1 \text{ k}\Omega$	100 30	45		100 30	45		V/mV V/mV
T <sub>MIN</sub> to T <sub>MAX</sub>		20			20			V/mV
NOISE/HARMONIC PERFORMANCE								
Input Voltage Noise 0.1 Hz to 10 Hz			2			2		μV p-p
f = 10  Hz			25			25		$nV/\sqrt{Hz}$
f = 100  Hz			21			21		$nV/\sqrt{Hz}$
f = 1  kHz			16			16		$nV/\sqrt{Hz}$ $nV/\sqrt{Hz}$
f = 10 kHz Input Current Noise			13			13		nv/√Hz
0.1 Hz to 10 Hz			18			18		fA p-p
f = 1  kHz			0.8			0.8		fA/√ <del>Hz</del>
Harmonic Distortion $f = 10 \text{ kHz}$	$R_{L} = 10 \text{ k}\Omega$ $V_{\Omega} = \pm 10 \text{ V}$		-85			-85		dB
DYNAMIC PERFORMANCE	V <sub>0</sub> - ±10 V		-65			-65		иь
Unity Gain Frequency			1.9			1.9		MHz
Full Power Response	$V_{O} p - p = 20 V$		45			45		kHz
Slew Rate			3			3		V/µs
Settling Time to 0.1%	$V_0 = 0 \text{ V to } \pm 10 \text{ V}$		4.1			4.1		110
to 0.1%	V <sub>0</sub> = 0 V to ±10 V		4.5			4.5		μs μs
MATCHING CHARACTERISTICS								F
Initial Offset				3			2	mV
Max Offset over Temperature				4			2.5	mV
Offset Drift Input Bias Current			3	25		3	12	μV/°C pA
Crosstalk @ f = 1 kHz	$R_{L} = 5 \text{ k}\Omega$		-130	23		-130	12	dB
f = 100  kHz	INL S KEE		-93			-93		dB
INPUT CHARACTERISTICS								
Common-Mode Voltage Range <sup>2</sup>		-15.2		+14	-15.2		+14	V
$T_{MIN}$ to $T_{MAX}$	15 15 17 110 17	-15.2	0.0	+14	-15.2	0.0	+14	V
${ m CMRR} \ { m T_{MIN}}$ to ${ m T_{MAX}}$	$V_{CM} = -15 \text{ V to } +12 \text{ V}$	70 70	80		74 74	90		dB dB
Input Impedance		10			'1			ub
Differential			$10^{13} \  0.5$			$10^{13} \  0.5$		Ω∥pF
Common Mode			$10^{13} \  2.8$			$10^{13} \  2.8$		Ω∥pF
OUTPUT CHARACTERISTICS								
Output Saturation Voltage <sup>3</sup>			_	_		_	_	.,
$V_{ m OL}$ – $V_{ m EE}$ $T_{ m MIN}$ to $T_{ m MAX}$	$I_{SINK} = 20 \mu A$		5	7 10		5	7 10	mV mV
$V_{\text{CC}}$ - $V_{\text{OH}}$	$I_{SOURCE} = 20 \mu A$		10	14		10	14	mV
$T_{MIN}$ to $T_{MAX}$			-	20		-	20	mV
$V_{OL}$ – $V_{EE}$	$I_{SINK} = 2 \text{ mA}$		40	55		40	55	mV
$T_{MIN}$ to $T_{MAX}$	I - 2 A		90	80		90	80	mV mV
$V_{ m CC}\!\!-\!\!V_{ m OH} \ T_{ m MIN}$ to $T_{ m MAX}$	$I_{SOURCE} = 2 \text{ mA}$		80	110 160		80	110 160	mV mV
$V_{OL}$ - $V_{EE}$	$I_{SINK} = 15 \text{ mA}$		300	500		300	500	mV
$T_{ m MIN}$ to $T_{ m MAX}$				1000			1000	mV
$V_{CC}$ – $V_{OH}$	I <sub>SOURCE</sub> = 15 mA		800	1500		800	1500	mV
$T_{ m MIN}$ to $T_{ m MAX}$ Operating Output Current		20		1900	20		1900	mV mA
$T_{MIN}$ to $T_{MAX}$		15			15			mA
Capacitive Load Drive			350			350		pF
POWER SUPPLY								
Quiescent Current T <sub>MIN</sub> to T <sub>MAX</sub>			1.4	1.8	<b>.</b>	1.4	1.8	mA
Power Supply Rejection	$V_S$ + = 5 V to 15 V	70 70	80		70 70	80		dB dB
$T_{ m MIN}$ to $T_{ m MAX}$	1	'0			10			uD

-4-

REV. B

(V\_S = 0, 3 V @  $T_A = 25^{\circ}\text{C},\,V_{\text{CM}} = 0$  V,  $V_{\text{OUT}} = 0.2$  V unless otherwise noted.)

Parameter	Conditions	Тур	Unit
DC PERFORMANCE		0.0	17
Initial Offset Max Offset over Temperature		0.2 0.5	mV mV
Offset Drift		1	μV/°C
Input Bias Current	$V_{CM} = 0 \text{ V to } 2 \text{ V}$	2	pA
at $T_{MAX}$		0.5	nA
Input Offset Current		2	pA
at T <sub>MAX</sub>	V = 0.2 V = 2 V	0.5	nA
Open-Loop Gain	$V_O = 0.2 \text{ V to } 2 \text{ V}$ $R_I = 100 \text{ k}\Omega$	1000	V/mV
$T_{MIN}$ to $T_{MAX}$	N_ = 100 K22	1000	V/111 V
MIN	$R_L = 10 \text{ k}\Omega$	150	V/mV
$T_{MIN}$ to $T_{MAX}$			
m m	$R_L = 1 \text{ k}\Omega$	30	V/mV
T <sub>MIN</sub> to T <sub>MAX</sub>			
NOISE/HARMONIC PERFORMANCE			
Input Voltage Noise		2	
0.1 Hz to 10 Hz f = 10 Hz		2 25	μV p-p nV/√Hz
f = 100 Hz		21	$nV/\sqrt{Hz}$
f = 1  kHz		16	$nV/\sqrt{Hz}$
f = 10  kHz		13	$nV/\sqrt{Hz}$
Input Current Noise			
0.1 Hz to 10 Hz f = 1 kHz		18 0.8	fA p-p fA/√Hz
Harmonic Distortion	$R_L = 10 \text{ k}\Omega \text{ to } 1.5 \text{ V}$	0.8	IAVVIIZ
f = 10  kHz	$V_0 = \pm 1.25 \text{ V}$	-92	dB
DYNAMIC PERFORMANCE	C C		
Unity Gain Frequency		1.5	MHz
Full Power Response	$V_0 p-p = 2.5 V$	240	kHz
Slew Rate		3	V/µs
Settling Time	W 00W 05W		
to 0.1% to 0.01%	$V_0 = 0.2 \text{ V to } 2.5 \text{ V}$	1 1.4	μs
		F.1	μs
MATCHING CHARACTERISTICS Initial Offset			
Max Offset over Temperature			
Offset Drift		2	μV/°C
Input Bias Current			•
Crosstalk @ f = 1 kHz	$R_L = 5 \text{ k}\Omega$	-130	dB
f = 100 kHz		-93	dB
INPUT CHARACTERISTICS			
Common-Mode Voltage Range <sup>2</sup>			
${ m T_{MIN}}$ to ${ m T_{MAX}}$ CMRR	$V_{CM} = 0 \text{ V to } 1 \text{ V}$	74	dB
$T_{MIN}$ to $T_{MAX}$	V CM = 0 V to 1 V	14	ub
Input Impedance			
Differential		$10^{13} \  0.5$	Ω  pF
Common Mode		$10^{13}$ $2.8$	ΩpF
OUTPUT CHARACTERISTICS			
Output Saturation Voltage <sup>3</sup>		_	
$V_{\rm OL}$ – $V_{\rm EE}$	$I_{SINK} = 20 \mu A$	5	mV
$T_{ ext{MIN}}$ to $T_{ ext{MAX}}$ $V_{ ext{CC}} = V_{ ext{OH}}$	$I_{SOURCE} = 20 \mu A$	10	mV
$T_{ m MIN}$ to $T_{ m MAX}$	2500KCE 20 M1	10	111,4
$V_{ m OL}$ – $V_{ m EE}$	$I_{SINK} = 2 \text{ mA}$	40	mV
$T_{MIN}$ to $T_{MAX}$			
$V_{CC}$ – $V_{OH}$	$I_{SOURCE} = 2 \text{ mA}$	80	mV
${ m T_{MIN}}$ to ${ m T_{MAX}}$ ${ m V_{OL}}$ – ${ m V_{EE}}$	$I_{SINK} = 10 \text{ mA}$	200	mV
$T_{ m MIN}$ to $T_{ m MAX}$	25INK 10 IIII	230	111 4
$V_{CC}$ – $V_{OH}$	$I_{SOURCE} = 10 \text{ mA}$	500	mV
$T_{MIN}$ to $T_{MAX}$			
Operating Output Current			
T <sub>MIN</sub> to T <sub>MAX</sub>		250	T
Capacitive Load Drive		350	pF
POWER SUPPLY		1.24	A
Quiescent Current $T_{MIN}$ to $T_{MAX}$ Power Supply Rejection	$V_S$ + = 3 V to 15 V	1.24 80	mA dB
Tower supply Rejection  T <sub>MIN</sub> to T <sub>MAX</sub>	12. 2, 10 13 1	00	""

REV. B -5-

### AD822—SPECIFICATIONS

#### NOTES

<sup>1</sup>See standard military drawing for 883B specifications.

<sup>2</sup>This is a functional specification. Amplifier bandwidth decreases when the input common-mode voltage is driven in the range (+V<sub>S</sub> - 1 V) to +V<sub>S</sub>.

Common-mode error voltage is typically less than 5 mV with the common-mode voltage set at 1 volt below the positive supply.

 ${}^{3}V_{OL} - V_{EE}$  is defined as the difference between the lowest possible output voltage  $(V_{OL})$  and the minus voltage supply rail  $(V_{EE})$ .

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltage
Internal Power Dissipation
Plastic DIP (N) Observe Derating Curves
SOIC (R) Observe Derating Curves
Input Voltage
Output Short Circuit Duration Indefinite
Differential Input Voltage ±30 V
Storage Temperature Range (N)65°C to +125°C
Storage Temperature Range (R, RM)65°C to +150°C
Operating Temperature Range
AD822A/B40°C to +85°C
Lead Temperature Range (Soldering 60 sec) 260°C

#### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $^2$ 8-Lead Plastic DIP Package:  $\theta_{JA} = 90$ °C/W 8-Lead SOIC Package:  $\theta_{JA} = 160$ °C/W 8-Lead MSOP Package:  $\theta_{JA} = 190$ °C/W

#### MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD822 is limited by the associated rise in junction temperature. For plastic packages, the maximum safe junction temperature is 145°C. If these maximums are exceeded momentarily, proper circuit operation will be restored as soon as the die temperature is reduced. Leaving the device in the "overheated" condition for an extended period can result in device burnout. To ensure proper operation, it is important to observe the derating curves shown in TPC 24.

While the AD822 is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature is not exceeded under all conditions. With power supplies  $\pm 12~V$  (or less) at an ambient temperature of 25°C or less, if the output node is shorted to a supply rail, then the amplifier will not be destroyed, even if this condition persists for an extended period.

### **ORDERING GUIDE**

Model*	Temperature Range	Package Description	Package Option	Branding Information
AD822AN	−40°C to +85°C	8-Lead PDIP	N-8	
AD822AR	−40°C to +85°C	8-Lead SOIC	R-8	
AD822ARM	−40°C to +85°C	8-Lead Mini_SOIC	RM-8	B4A
AD822BR	−40°C to +85°C	8-Lead SOIC	R-8	

<sup>\*</sup>SPICE model is available at www.analog.com.

### CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD822 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




-6- REV. B

 $V_{\text{CC}} - V_{\text{OH}}$  is defined as the difference between the highest possible output voltage  $(V_{\text{OH}})$  and the positive supply voltage  $(V_{\text{CC}})$ .


## **Typical Performance Characteristics—AD822**




TPC 1. Typical Distribution of Offset Voltage (390 Units)




TPC 2. Typical Distribution of Offset Voltage Drift (100 Units)




TPC 3. Typical Distribution of Input Bias Current (213 Units)



TPC 4. Input Bias Current vs. Common-Mode Voltage;  $V_S$  = 5 V, 0 V and  $V_S$  =  $\pm 5$  V




TPC 5. Input Bias Current vs. Common-Mode Voltage;  $V_S = \pm 15 \text{ V}$ 




TPC 6. Input Bias Current vs. Temperature;  $V_S = 5 V$ ,  $V_{CM} = 0$ 


REV. B -7-




TPC 7. Open-Loop Gain vs. Load Resistance




TPC 8. Open-Loop Gain vs. Temperature




TPC 9. Input Error Voltage vs. Output Voltage for Resistive Loads



TPC 10. Input Error Voltage with Output Voltage within 300 mV of Either Supply Rail for Various Resistive Loads;  $V_S = \pm 5~V$ 




TPC 11. Input Voltage Noise vs. Frequency




TPC 12. Total Harmonic Distortion vs. Frequency


–8– REV. B




TPC 13. Open-Loop Gain and Phase Margin vs. Frequency




TPC 14. Output Impedance vs. Frequency




TPC 15. Output Swing and Error vs. Settling Time



TPC 16. Common-Mode Rejection vs. Frequency




TPC 17. Absolute Common-Mode Error vs. Common-Mode Voltage from Supply Rails ( $V_S - V_{CM}$ )




TPC 18. Output Saturation Voltage vs. Load Current


REV. B –9–




TPC 19. Output Saturation Voltage vs. Temperature




TPC 20. Short Circuit Current Limit vs. Temperature




TPC 21. Quiescent Current vs. Supply Voltage vs. Temperature



TPC 22. Power Supply Rejection vs. Frequency




TPC 23. Large Signal Frequency Response




TPC 24. Maximum Power Dissipation vs. Temperature for Plastic Packages


-10- REV. B




TPC 25. Crosstalk vs. Frequency




TPC 26. Unity-Gain Follower




TPC 27. 20 V p-p, 25 kHz Sine Wave Input; Unity Gain Follower;  $R_L = 600 \,\Omega$ ,  $V_S = \pm 15 \,V$ 



TPC 28. Crosstalk Test Circuit




TPC 29. Large Signal Response Unity Gain Follower;  $V_S = \pm 15~V,~R_L = 10~k\Omega$ 




TPC 30. Small Signal Response Unity Gain Follower;  $V_S=\pm 15~V,~R_L=10~k\Omega$ 


REV. B -11-




TPC 31.  $V_S = 5 V$ , 0 V; Unity Gain Follower Response to 0 V to 4 V Step




TPC 32. Unity Gain Follower




TPC 33. Gain-of-Two Inverter



TPC 34.  $V_S = 5 V$ , 0 V; Unity Gain Follower Response to 0 V to 5 V Step




TPC 35.  $V_S$  = 5 V, 0 V; Unity Gain Follower Response, to 40 mV Step Centered 40 mV Above Ground,  $R_L$  = 10 k $\Omega$ 




TPC 36.  $V_S$  = 5 V, 0 V; Gain-of-Two Inverter Response to 20 mV Step, Centered 20 mV Below Ground,  $R_L$  = 10 k $\Omega$ 


-12- REV. B





TPC 37.  $V_S$  = 5 V, 0 V; Gain-of-Two Inverter Response to 2.5 V Step Centered –1.25 V Below Ground,  $R_L$  = 10  $k\Omega$ 



TPC 38.  $V_S=3$  V, 0 V; Gain-of-Two Inverter,  $V_{IN}=1.25$  V, 25 kHz, Sine Wave Centered at -0.75 V,  $R_L=600$   $\Omega$ 







TPC 39. (a) Response with  $R_P=0$ ;  $V_{IN}$  from 0 to  $+V_S$ (b)  $V_{IN}=0$  to  $+V_S+200$  mV  $V_{OUT}=0$  to  $+V_S$  $R_P=49.9~k\Omega$ 

REV. B -13-

## APPLICATION NOTES INPUT CHARACTERISTICS

In the AD822, n-channel JFETs are used to provide a low offset, low noise, high impedance input stage. Minimum input common-mode voltage extends from 0.2 V below  $-V_S$  to 1 V less than  $+V_S$ . Driving the input voltage closer to the positive rail will cause a loss of amplifier bandwidth (as can be seen by comparing the large signal responses shown in TPCs 31 and 34) and increased common-mode voltage error as illustrated in TPC 17.

The AD822 does not exhibit phase reversal for input voltages up to and including  $+V_S$ . TPC 39a shows the response of an AD822 voltage follower to a 0 V to 5 V ( $+V_S$ ) square wave input. The input and output are superimposed. The output tracks the input up to  $+V_S$  without phase reversal. The reduced bandwidth above a 4 V input causes the rounding of the output wave form. For input voltages greater than  $+V_S$ , a resistor in series with the AD822's noninverting input will prevent phase reversal, at the expense of greater input voltage noise. This is illustrated in TPC 39b.

Since the input stage uses n-channel JFETs, input current during normal operation is negative; the current flows out from the input terminals. If the input voltage is driven more positive than  $\pm V_S - 0.4$  V, the input current will reverse direction as internal device junctions become forward biased. This is illustrated in TPC 4.

A current limiting resistor should be used in series with the input of the AD822 if there is a possibility of the input voltage exceeding the positive supply by more than 300 mV, or if an input voltage will be applied to the AD822 when  $\pm V_S=0$ . The amplifier will be damaged if left in that condition for more than 10 seconds. A 1 k $\Omega$  resistor allows the amplifier to withstand up to 10 V of continuous overvoltage, and increases the input voltage noise by a negligible amount.

Input voltages less than  $-V_S$  are a completely different story. The amplifier can safely withstand input voltages 20 V below the minus supply voltage as long as the total voltage from the positive supply to the input terminal is less than 36 V. In addition, the input stage typically maintains picoamp level input currents across that input voltage range.

The AD822 is designed for 13 nV/ $\overline{\text{Hz}}$  wideband input voltage noise and maintains low noise performance to low frequencies (refer to TPC 11). This noise performance, along with the AD822's low input current and current noise means that the AD822 contributes negligible noise for applications with source resistances greater than 10 k $\Omega$  and signal bandwidths greater than 1 kHz. This is illustrated in Figure 3.




Figure 3. Total Noise vs. Source Impedance

### **OUTPUT CHARACTERISTICS**

The AD822's unique bipolar rail-to-rail output stage swings within 5 mV of the minus supply and 10 mV of the positive supply with no external resistive load. The AD822's approximate output saturation resistance is 40  $\Omega$  sourcing and 20  $\Omega$  sinking. This can be used to estimate output saturation voltage when driving heavier current loads. For instance, when sourcing 5 mA, the saturation voltage to the positive supply rail will be 200 mV, when sinking 5 mA, the saturation voltage to the minus rail will be 100 mV.

The amplifier's open-loop gain characteristic will change as a function of resistive load, as shown in TPCs 7 through 10. For load resistances over 20 k $\Omega$ , the AD822's input error voltage is virtually unchanged until the output voltage is driven to 180 mV of either supply.

If the AD822's output is overdriven so as to saturate either of the output devices, the amplifier will recover within  $2 \mu s$  of its input returning to the amplifier's linear operating region.

Direct capacitive loads will interact with the amplifier's effective output impedance to form an additional pole in the amplifier's feedback loop, which can cause excessive peaking on the pulse response or loss of stability. Worst-case is when the amplifier is used as a unity gain follower. Figure 4 shows the AD822's pulse response as a unity gain follower driving 350 pF. This amount of overshoot indicates approximately 20 degrees of phase margin—the system is stable, but is nearing the edge. Configurations with less loop gain, and as a result less loop bandwidth, will be much less sensitive to capacitance load effects. Figure 5 is a plot of capacitive load that will result in a 20 degree phase margin versus noise gain for the AD822. Noise gain is the inverse of the feedback attenuation factor provided by the feedback network in use.

-14- REV. B




Figure 4. Small Signal Response of AD822 as Unity Gain Follower Driving 350 pF




Figure 5. Capacitive Load Tolerance vs. Noise Gain

Figure 6 shows a method for extending capacitance load drive capability for a unity gain follower. With these component values, the circuit will drive 5,000 pF with a 10% overshoot.




Figure 6. Extending Unity Gain Follower Capacitive Load Capability Beyond 350 pF

### **APPLICATIONS**

### Single Supply Voltage-to-Frequency Converter

The circuit shown in Figure 7 uses the AD822 to drive a low power timer, which produces a stable pulse of width  $t_1$ . The positive going output pulse is integrated by R1-C1 and used as one input to the AD822, which is connected as a differential integrator. The other input (nonloading) is the unknown voltage,  $V_{\rm IN}$ . The AD822 output drives the timer trigger input, closing the overall feedback loop.




Figure 7. Single Supply Voltage-to-Frequency Converter

REV. B –15–

Typical AD822 bias currents of 2 pA allow megohm-range source impedances with negligible dc errors. Linearity errors on the order of 0.01% full scale can be achieved with this circuit. This performance is obtained with a 5 V single supply which delivers less than 1 mA to the entire circuit.

### Single Supply Programmable Gain Instrumentation Amplifier

The AD822 can be configured as a single supply instrumentation amplifier that is able to operate from single supplies down to 3 V, or dual supplies up to  $\pm 15$  V. Using only one AD822 rather than three separate op amps, this circuit is cost and power efficient. AD822 FET inputs' 2 pA bias currents minimize offset errors caused by high unbalanced source impedances.

An array of precision thin-film resistors sets the in amp gain to be either 10 or 100. These resistors are laser-trimmed to ratio match to 0.01%, and have a maximum differential TC of 5 ppm/°C.

Table I. AD822 In Amp Performance

Parameters	$V_S = 3 V, 0 V$	$V_S = \pm 5 \text{ V}$
CMRR	74 dB	80 dB
Common-Mode		
Voltage Range	–0.2 V to +2 V	−5.2 V to +4 V
3  dB BW, G = 10	180 kHz	180 kHz
G = 100	18 kHz	18 kHz
$t_{\text{SETTLING}}$ 2 V Step (V <sub>S</sub> = 0 V, 3 V)	2 μs	
$5 \text{ V } (V_S = \pm 5 \text{ V})$	•	5 μs
Noise $@$ f = 1 kHz, G = 10	270 nV/ $\sqrt{\text{Hz}}$	270 nV/√ <del>Hz</del>
G = 100	$2.2  \mu V / \sqrt{Hz}$	2.2 μV/√ <del>Hz</del>
I <sub>SUPPLY</sub> (Total)	1.10 mA	1.15 mA





Figure 8a. Pulse Response of In Amp to a 500 mV p-p Input Signal;  $V_S = 5 V$ , 0 V; Gain = 10



$$\begin{aligned} & (G=10) \quad V_{OUT} = (V_{IN1} - V_{IN2}) \ \, (1 + \frac{R6}{R4 + R5}) + V_{REF} \\ & (G=100) \quad V_{OUT} = (V_{IN1} - V_{IN2}) \ \, (1 + \frac{R5 + R6}{R4}) + V_{REF} \end{aligned}$$

Figure 8b. A Single Supply Programmable Instrumentation Amplifier




Figure 9. 3 V Single Supply Stereo Headphone Driver

### 3 V, Single Supply Stereo Headphone Driver

The AD822 exhibits good current drive and THD + N performance, even at 3 V single supplies. At 1 kHz, total harmonic distortion plus noise (THD + N) equals –62 dB (0.079%) for a 300 mV p-p output signal. This is comparable to other single supply op amps which consume more power and cannot run on 3 V power supplies.

In Figure 9, each channel's input signal is coupled via a 1  $\mu F$  Mylar capacitor. Resistor dividers set the dc voltage at the noninverting inputs so that the output voltage is midway between the power supplies (1.5 V). The gain is 1.5. Each half of the AD822 can then be used to drive a headphone channel. A 5 Hz high-pass filter is realized by the 500  $\mu F$  capacitors and the headphones, which can be modeled as 32  $\Omega$  load resistors to ground. This ensures that all signals in the audio frequency range (20 Hz–20 kHz) are delivered to the headphones.

### Low Dropout Bipolar Bridge Driver

The AD822 can be used for driving a 350  $\Omega$  Wheatstone bridge. Figure 10 shows one half of the AD822 being used to buffer the AD589—a 1.235 V low power reference. The output of 4.5 V can be used to drive an A/D converter front end. The other half of the AD822 is configured as a unity-gain inverter, and generates the other bridge input of –4.5 V. Resistors R1 and R2 provide a constant current for bridge excitation. The AD620 low power instrumentation amplifier is used to condition the differential output voltage of the bridge. The gain of the AD620 is programmed using an external resistor  $R_{\rm G}$ , and determined by:

$$G = \frac{49.4 \ k\Omega}{R_G} + 1$$





Figure 10. Low Dropout Bipolar Bridge Driver


REV. B –17–

### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).



### 8-Lead Mini\_SOIC RM-8



# **Revision History–AD822**

Location	Page
Data sheet changed from REV. A to REV. B and all figures updated.	
Cerdip References removed	, 6, 18
Additions to Product Description	1
8-Lead SOIC and 8-Lead MSOP Diagrams added	1
Deletion of AD822S column	2–5
Edits to Absolute Maximum Ratings and Ordering Guide	6
Removed Metalization Photograph	6
RM-8 Package added to Outline Dimensions	18

REV. B -19-