

Complete Low Cost 12-Bit **D/A Converters**

AD DAC80/AD DAC85/AD DAC87

FEATURES

Single Chip Construction On-Board Output Amplifier Low Power Dissipation: 300mW Monotonicity Guaranteed over Temperature Guaranteed for Operation with ± 12V Supplies Improved Replacement for Standard DAC80, DAC800 HI-5680 High Stability, High Current Output **Buried Zener Reference** Laser Trimmed to High Accuracy:

PRODUCT DESCRIPTION

± 1/2LSB max Nonlinearity

Low Cost Plastic Packaging

The AD DAC80 Series is a family of low cost 12-bit digital-to-analog converters with both a high stability voltage reference and output amplifier combined on a single monolithic chip. The AD DAC80 Series is recommended for all low cost 12-bit D/A converter applications where reliability and cost are of paramount importance.

Advanced circuit design and precision processing techniques result in significant performance advantages over conventional DAC80 devices. Innovative circuit design reduces the total power consumption to 300mW which not only improves reliability but also improves long term stability.


The AD DAC80 incorporates a fully differential, non-saturating precision current switching cell structure which provides greatly increased immunity to supply voltage variation. This same structure also reduces nonlinearities due to thermal transients as the various bits are switched; nearly all critical components operate at constant power dissipation. High stability, SiCr thin film resistors are trimmed with a fine resolution laser, resulting in lower differential nonlinearity errors. A low noise, high stability, subsurface Zener diode is used to produce a reference voltage with excellent long term stability, high external current capability and temperature drift characteristics which challenge the best discrete Zener references.

The AD DAC80 Series is available in three performance grades and two package types. The AD DAC80 is specified for use over the 0 to +70°C temperature range and is available in both plastic and ceramic DIP packages. The AD DAC85 and AD DAC87 are available in hermetically sealed ceramic packages and are specified for the -25°C to +85°C and -55°C to +125°C temperature ranges.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAMS



PRODUCT HIGHLIGHTS

- 1. The AD DAC80 series of D/A converters directly replaces all other devices of this type with significant increases in performance.
- 2. Single chip construction and low power consumption provides the optimum choice for applications where low cost and high reliability are major considerations.
- 3. The high speed output amplifier has been designed to settle within 1/2LSB for a 10V full scale transition in 2.0µs, when properly compensated.
- 4. The precision buried Zener reference can supply up to 2.5mA for use elsewhere in the application.
- 5. The low TC binary ladder guarantees that all units are monotonic over the specified temperature range.
- 6. System performance upgrading is possible without redesign.

PRODUCT OFFERING

Analog Devices has developed a number of technologies to support products within the data acquisition market. In serving the market new products are implemented with the technology best suited to the application. The DAC80 series of products was first implemented in hybrid form and now it is available in a single monolithic chip. We will provide both the hybrid and monolithic versions of the family so that in existing designs changes to documentation or product qualification will not have to be done. Specifications and ordering information for both versions are delineated in this data sheet.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Twx: 710/394-6577 Fax: 617/326-8703 Tel: 617/329-4700 Telex: 924491

Cable: ANALOG NORWOODMASS

AD DAC80/AD DAC85/AD DAC87 — SPECIFICATIONS $(T_A = +25^{\circ}C)$, rated power supplies unless otherwise noted.)

Model	Min	AD DAC80 Typ	Max	Min	AD DAC85	Max	Min	AD DAC87 Typ	Max	Units
TECHNOLOGY	t	Monolithic	-	1	Monolithic		1	Monolithic		1
DIGITAL INPUT	İ									
Binary – CBI	1		12			12			12	Bits
BCD-CCD	1	_			_			_		Digits
Logic Levels (TTL Compatible)	j .						İ			J.,
VIH (Logic "1")	+ 2.0		+5.5	+ 2.0		+5.5	+2.0		+5.5	v
V _{IL} (Logic "0")	0		+ 0.8	0		+0.8	0		+0.8	v
$I_{IH}(V_{IH}=5.5V)$			250			250			250	μA
$I_{IL}(V_{IL}=0.8V)$			100			100			100	μA
TRANSFER CHARACTERISTICS	†									
ACCURACY										
Linearity Error @ + 25°C										
CBI			± 1/2			± 1/2			± 1/2	LSB ¹
CCD										LSB
TA @ T _{min} to T _{max}		± 1/4	± 1/2		± 1/4	± 1/2		± 1/2	± 3/4	LSB
Differential Linearity Error @ + 25°C										
CBI	ŀ		± 3/4			± 3/4			± 3/4	LSB
CCD	i		_5,1						==:-	LSB
TA @ Tmin to Tmax	Į.		± 3/4			±1			±1	LSB
Gain Error ²	Į.	± 0.1	±0.3		±0.1	±0.2		±0.1	±0.2	% FSR3
Offset Error ²	l	± 0.05	±0.15		± 0.05	±0.1		± 0.05	±0.1	%FSR3
Temperature Range for Guaranteed	i	_0.05	20.15	1	_ 0.05			_ 0.02		
Monotonicity	0		+ 70	25		+ 85	- 55		+ 125	l ∘c
DRIFT (T _{min} to T _{max})	ľ					, 55				"
Total Bipolar Drift, max (includes gain,	j									
offset, and linearity drifts)	i		± 20			± 20			± 30	ppm of FSR/°C
Total Error (T _{min} to T _{max}) ⁴	1		_ 20			_20			2.30	ppinorisic
Unipolar	ľ	± 0.08	±0.15		± 0.12	±0.2		± 0.18	±0.3	% of FSR
Bipolar	l	± 0.06	±0.10		± 0.08	±0.12		± 0.14	± 0.24	% of FSR
Gain.	l	20.00	20.10		± 0.08	± 0.12		20.14	20.24	, our sk
Including Internal Reference		± 15	±30			± 20			±20	ppm of FSR/°C
Excluding Internal Reference		±15	±7			±10			±10	ppm of FSR/°C
Unipolar Offset	1	±1	±3			±3			±3	ppm of FSR/°C
Bipolar Offset	1	±1 ±5	±10			±10			±10	ppm of FSR/°C
										ppinor1 sic C
CONVERSION SPEED	ŀ									
Voltage Model (V) ⁵										
Settling Time to ± 0.01% of FSR for	1									
FSR change (2kΩ 500pF load)	l	_			_					
with 10kΩFeedback		3	4		3	4		3	4	μs
with 5kΩFeedback		2	3		2	3		2	3	μs
For LSB Change	l.,	1			1			1		μs
Slew Rate	10			10			10			V/μs
ANALOG OUTPUT										
Voltage Models										
Ranges - CB1		$\pm 2.5, \pm 5, \pm 10$	0,		±2.5, ±5, ±	10,		$\pm 2.5, \pm 5, \pm 10,$		v
•	l	+5, +10			+5, +10			+5, +10		
-CCD										v
Output Current	±5			±5			± 5			mA
Output Impedance (dc)	I	0.05			0.05			0.05		Ω
Short Circuit Current	I		40			40			40	mA
Internal Reference Voltage (V _R)	+ 6.23	+6.3	+6.37	+6.23	+6.3	+6.37	+6.23	+ 6.3	+6.37	v
Output Impedance		1.5			1.5			1.5		Ω
Max External Current ⁶	I		+2.5			+2.5			+2.5	mA
Tempco of Drift	I	± 10	± 20		± 10	± 20			± 10	ppm of V _R /°C
	├									
OWER SUPPLY SENSITIVITY	l					±0.002			±0.002	% of FSR/%Vs
\pm 15V \pm 10%, 5V supply when applicable			±0.002			±0.002 ±0.002			±0.002	% of FSR/%Vs
± 12V ± 5%			±0.002			±0.002			± 0.002	70 (11 F 31C/70 V §
OWER SUPPLY REQUIREMENTS										
Rated Voltages		± 15			± 15			± 15		v
Range										
Analog Supplies	±11.4 ⁷		± 16.5	± 11.47		± 16.5	$\pm 11.4^{7}$		± 16.5	v
Logic Supplies						1			V	
Supply Drain						J				
+ 12, + 15V		5	10		5	10		5	10	mA
-12, -15V		14	20		14	20		14	20	mA
EMPERATURE RANGE	l									,
Specification	0		+ 70	- 25		+ 85	- 55		+ 125	°C
Operating	- 25		+ 85	- 55 - 65		+ 125 + 150	- 55 - 65		+ 125 + 150	°C
Storage	- 25		+ 125							

NOTES

⁷A minimum of ± 12.3 V is required for a ± 10 V full scale output and ± 11.4 V is required for all other voltage ranges.

Specifications subject to change without notice.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

NOTES

*Least Significant Bit.

*Adjustable to zero with external trim potentiometer.

*FSR means "Full Scale Range" and is 20V for the \pm 10V range and 10V for the \pm 5V Range.

*Gain and offset errors adjusted to zero at \pm 25°C.

*C_P = 0, see Figure 1a.

*Maximum with no degradation of specification, must be a constant load.

Model	Min	AD DAC80 Typ	Max	Min	AD DAC85C Typ	Max	Min	AD DAC85 Typ	Max	Units
TECHNOLOGY		Hybrid			Hybrid			Hybrid		
DIGITAL INPUT										
Binary - CBI	1		12	1		12	1		12	Bits
BCD-CCD	1		3			3	1		3	Digits
Logic Levels (TTL Compatible)	ł						1			
VIH (Logic "1")	+ 2.0		+ 5.5	+ 2.0		+ 5.5	+ 2.0		+ 5.5	v
V _{IL} (Logic "0")	0	+ 250	+0.8	0	. 250	+ 0.8	0		+0.8	v
$I_{IH}(V_{IH} = 5.5V)$		+ 230 - 100			+ 250 - 100		1	+ 250		μА
$I_{IL}(V_{IL}=0.8V)$	↓	100			- 100			- 100		μА
TRANSFER CHARACTERISTICS	ļ									
ACCURACY	1									
Linearity Error @ + 25°C	ĺ			1						
CBI		± 1/4	± 1/2			± 1/2			± 1/2	LSB ¹
CCD		± 1/8	± 1/4			± 1/4			± 1/4	LSB
TA (Tmin to Tmax		± 1/4	± 1/2		± 1/4	± 1/2	1	± 1/2	± 1/2	LSB
Differential Linearity Error @ +25℃	ſ			1						
CBI		± 1/2	± 3/4		± 1/2			± 1/2		LSB
CCD	1	± 1/4	± 1/2		± 1/2			± 1/2		LSB
TA (Tmin to Tmax]		±1			±!			±1	LSB
Gain Error ²		± 0.1	± 0.3		±0.1			± 0.1		% FSR ³
Offset Error ²		±0.05	± 0.15	Í	± 0.05			± 0.05		%FSR ³
Temperature Range for Guaranteed	۱,		. 70	١.		. 70	١ ,,			
Monotonicity DRIFT(T, to T,)	0		+ 70	0		+ 70	- 25		+ 85	℃
DRIFT (T _{min} to T _{max}) Total Bipolar Drift, max (includes gain,	1						I			1
offset, and linearity drifts)			± 20				[THE SECTION
Total Error (T _{min} to T _{max}) ⁴			± 20	1						ppm of FSR/°C
Unipolar	ł	± 0.08	±0.15	1						% of FSR
Bipolar	1	± 0.06	±0.10	1						% of FSR
Gain		± 0.00	20.10	1			1			76 ULF SK
Including Internal Reference		±15	± 30			± 20			± 20	ppm of FSR/°C
Excluding Internal Reference		±5	± 7	1		± 10			± 10	ppm of FSR/°C
Unipolar Offset	1	±1	±3		± 1	- 10	i	±1	_ 10	ppm of FSR/°C
Bipolar Offset	1	±5	± 10	1		± 10			± 10	ppm of FSR/°C
	-									ppintorrore
CONVERSION SPEED	1						l			1
Voltage Model (V) ⁵										
Settling Time to ± 0.01% of FSR for										
FSR change (2kΩ 500pF load) with 10kΩFeedback	l	5			-		ł	_		1
with 5kΩFeedback		3			5 3			5		μς
For LSB Change		1.5						3		μs
Slew Rate	10	1.5			1.5 20			1.5 20		μς
Current Model (I)	l ''	13		ļ	20 .			20		V/µs
Settling Time to ± 0.01% of FSR										
for FSR Change 10 to 100Ω Load		300			300			300		ns
for 1kΩ Load		1			1			1		μs
					<u> </u>				_	μ.,
NALOGOUTPUT										
Voltage Models			_	ļ						
Ranges – CBI		$\pm 2.5, \pm 5, \pm 1$	0,		± 2.5, ± 5, ±	10,		±2.5, ±5, ±	10,	v
200		+5, +10			+ 5, + 10		İ	+ 5, + 10		
-CCD	_	± 10		1	+ 10		Ι.	+ 10		v
Output Current	± 5			±5			±5			m.A
Output Impedance (dc)		0.05		١,	0.05		١	0.05		Ω
Short Circuit Duration	Inc	lefinite to Commo	n	ln.	definite to Comm	on	Inde	finite to Commo	n	
Current Models Pagger Unincles		3.0		Ī	3.0		1	2.0		l
Ranges – Unipolar – Bipolar		- 2.0		1	- 2.0 ± 1.0		l	- 2.0		mA
– Bipolar Output Impedance – Bipolar		± 1.0 3.2		l	±1.0 3.2			±1.0		mA
- Unipolar		5.2 6.6		l	3.2 6.6			3.2 6.6		kΩ
Compliance	!				- 2.5, + 10					kΩ V
Internal Reference Voltage (VR)	+ 6.17	-1.5, +10 +6.3	+6.43	+ 6.17	,	1 6 43	1 4 17	-2.5, +10	1 6 43	l v
Output Impedance	₹ 0.17	+ 6.3 1.5	⊤ 0.43	7 6.17	+ 6.3 1.5	+ 6.43	+6.17	+ 6.3 1.5	+ 6.43	\bigcap_{Ω}
Max External Current ⁶		1.5	+ 2.5	l	د.1	+ 2.5		1.5	425	1
Tempco of Drift		±10	+ 2.5 ± 20	1	± 10	+ 2.5 ± 20		± 10	+ 2.5 ± 20	mA
·		-10	± 40	<u> </u>	± 10	± 40		± 10	± 20	ppm of V _R /°C
OWER SUPPLY SENSITIVITY				1						
± 15V ± 10%, 5V supply when applicable		±0.002		L	±0.002			±0.002		% of FSR/%Vs
OWER SUPPLY REQUIREMENTS										1
Rated Voltages		± 15,5	i	l	± 15,5			± 15,5		v
Range		• •			, -	j		,-		l [']
Analog Supplies	± 14		± 16	± 14.5		±15.5	± 14.5		± 15.5	v
	+ 4.5		+ 16	+4.5		+15.5	+ 4.5		+ 15.5	v
Logic Supplies	. 4.5		, 10	(,,,		1 10.0	7 4.3		+ 13.3	1 '
Supply Drain ⁷		10	20		15	20		15	70	ا ا
+ 15V								15	20	mA
- 15V		20	35		25	30		25	30	mA
+ 5V ⁸		8	. 20		15	20		15	20	mA.
EMPERATURE RANGE										
o	0		+ 70	0		+ 70	- 25		+ 85	℃
•										
Operating Storage	- 25 - 55		+ 85 + 130	- 25 - 65		+ 85 + 150	- 55 - 65		+ 125 + 150	°C

NOTES Least Significant Bit. Adjustable to zero with external trim potentiometer. FSR means "Full Scale Range" and is 20V for the \pm 10V range and 10V for the \pm 5V range. Gain and offset errors adjusted to zero at \pm 25°C.

 $^{^5}C_F$ = 0, see Figure 1a. 6 Maximum with no degradation of specification, must be a constant load. 7 Including 5mA load. 8 +5V supply required only for CCD versions.

AD DAC80/AD DAC85/AD DAC87 — SPECIFICATIONS ($T_A = +25^{\circ}C$, rated power supplies unless otherwise noted.)

Model	Min	AD DAC85LD Typ	Max	Min	AD DAC85MIL	Max	A Min	D DAC87	Max	Units
TECHNOLOGY	1	Hybrid		ŀ	lybrid		ŀ	Iybrid		
DIGITAL INPUT	i –									
Binary - CBI	ŀ		12			12			12	Bits
BCD-CCD		-			-		}	-		Digits
Logic Levels (TTL Compatible) V _{IH} (Logic "1")	+ 2.0		+ 5.5	+ 2.0		+ 5.5	+ 2.0		+5.5	v
V _{IL} (Logic "0")	0		+0.8	0		+ 0.8	0		+ 0.8	v
$I_{\rm fH}(V_{\rm fH}=5.5V)$		+ 250			+ 250 - 100			+ 250 - 100		μA
$I_{\mathrm{H}_{*}}(\mathbf{V}_{\mathrm{H}_{*}}=\mathbf{0.8V})$		- 100			- 100			- 100		μА
TRANSFER CHARACTERISTICS ACCURACY										
Linearity Error (a + 25°C	1								l	
CBI			± 1/2			± 1/2		± 1/4	± 1/2	LSB ¹
CCD	ľ	-			-			-]	LSB
TA (a T _{min} to T _{max}			± 1/2			± 3/4	ľ		± 3/4	LSB
Differential Linearity Error @ + 25°C CBI	1	± 1/2			± 1/2			± 1/2		LSB
CCD		- 1/2		ļ						LSB
TA (Tmin to Tmax			± 1			±1			±1	LSB
Gain Error ²		±0.1		Ì	±0.1			±0.1	± 0.2	% FSR ³
Offset Error ²		±0.05			±0.05			±0.05	±0.1	%FSR ³
Temperature Range for Guaranteed Monotonicity	- 25		+ 85	- 55		+ 125	- 55		+ 125	°C
DRIFT (T _{min} to T _{max})	-		1 05	,,						
Total Bipolar Drift, max (includes gain,	l									
offset, and linearity drifts)	1	-		Į.	-			± 15	± 30	ppm of FSR/°C
Total Error (T _{min} to T _{max}) ⁴				ł				± 0.13	±0.30	% of FSR
Unipolar Bipolar	l	-			_			± 0.13	± 0.24	% of FSR
Gain										
Including Internal Reference			±10			± 20		± 10	± 25	ppm of FSR/°C
Excluding Internal Reference		_			_			±5	± 10	ppm of FSR/°C
Unipolar Offset		±1	±5		± 2	± 10		±1 ±5	±3 ±10	ppm of FSR/°C ppm of FSR/°C
Bipolar Offset	<u> </u>		Ξ3	ļ		- 10			- 10	ppinot rate C
CONVERSION SPEED Voltage Model (V) ⁵										
Settling Time to ± 0.01% of FSR for	l									
FSR change (2kΩ 500pF load)										
with 10kΩFeedback	1	5			5			5		μs
with 5kΩFeedback	i	3			3			3 1.5		μς
For LSB Change Slew Rate		1.5 20			1.5 20			20		μs V/μs
Current Model (I)	!	20			20			20		17423
Settling Time to ± 0.01% of FSR	l									
for FSR Change 10 to 100Ω Load	1	300			300			300		ns
for 1kΩ Load		1			1			1		μς
ANALOGOUTPUT										
Voltage Models	i	. 25 . 5 . 16	^		± 2.5, ± 5, ±	10		±2.5, ±5, ±		v
Ranges – CBI	l	± 2.5, ± 5, ± 10 + 5, + 10	υ,		+5, +10	10,		+5, +10	· · ·	•
-CCD	l				,			•		v
Output Current	±5			±5			±5			m.A
Output Impedance (dc)		0.05			0.05		74.	0.05		Ω
Short Circuit Duration Current Models	l In	definite to Common	n	Inc	definite to Comm	ion	inde	finite to Commo	<u> </u>	
Ranges - Unipolar		- 2.0			- 2.0			-2.0		mA
– Bipolar		± 1.0		i	±1.0			±1.0		mA
Output Impedance - Bipolar		3.2		Ī	3.2		2.5	3.2	4.1	kΩ
– Unipolar		6.6			6.6		5.0	6.6	8.2	kΩ
Compliance Internal Reference Voltage (V _R)	+6.17	- 2.5, + 10 + 6.3	+ 6.43	+6.17	-2.5, +10 +6.3	+6.43	+6.17	- 1.5, + 10 + 6.3	+6.43	v v
Output Impedance	"0.1/	1.5	r u.+3	+0.1/	1.5	⊤ 0.43	1 0.17	1.5	. 0.43	Ω
Max External Current ⁶			+ 2.5			+ 2.5			+ 2.5	mA
Tempco of Drift	l	± 10	20	ŀ	10	20		±5	10	ppm of V _R /°C
POWER SUPPLY SENSITIVITY										
\pm 15V \pm 10%, 5V supply when applicable	1	± 0.002			±0.002			±0.002	± 0.003	% of FSR/%V _S
POWER SUPPLY REQUIREMENTS										
Rated Voltages	l	±15,5			±15,5			±15,5		v
Range	.,,,,		4.15 E	1,14		± 15.5	± 13.5		± 16.5	v
Analog Supplies	± 14.5 +4.5		± 15.5 + 15.5	±14.5 +4.5		± 15.5 + 15.5	+ 4.5		+ 16.5	v
Logic Supplies Supply Drain ⁷	7.3		C 13.3	``		12.5				•
+ 15V	l	15	20		15	20		10	20	mA
- 15 V	l	25	30 .	1	25	30		20	35	mA.
+5V ⁸		15	20		15	20		10	20	mA
TEMPERATURE RANGE									I	80
Specification	- 25		+ 85	- 55 66		+ 125	- 55 - 55		+ 125 + 125	°C °C
Operating Storage	-55 -55		+ 125 + 125	- 55 - 55		+ 125 + 120	- 55 - 65		+ 125	°C
Storage	- 33		T 123	- ,,		, 120	•		. 150	

NOTES

'Least Significant Bit.

'Adjustable to zero with external trim potentiometer.

'FSR means "Full Scale Range" and is 20V for the ±10V range and 10V for the ±5V range.


'Gain and offset errors adjusted to zero at +25°C.


 $^{{}^5}C_p$ = 0, see Figure 1a. 6Maximum with no degradation of specification, must be a constant load. ${}^7Including \ 5mA \ load.$ ${}^8+SV$ supply required only for CCD versions.

ABSOLUTE MAXIMUM RATINGS

$+V_S$ to Power Ground	V to $+18V$
$-V_S$ to Power Ground 0	V to $-18V$
Digital Inputs (Pins 1 to 12) to Power Ground	-1.0V to
	⊥ 7W

Ref In to Reference Ground	±12V
Bipolar Offset to Reference Ground	± 12V
10V Span R to Reference Ground	± 12V
20V Span R to Reference Ground	$\pm24V$
Ref Out Indefinite short to power ground of	





Voltage Model Functional Diagram and Pin Configuration

Current Model Functional Diagram and Pin Configuration

ORDERING GUIDE

Model	Input Code	Output Mode	Technology	Temperature Range	Linearity Error	Package Option*
AD DAC80N-CBI-V	Binary	Voltage	Monolithic	0 to + 70°C	± 1/2LSB	N-24
AD DAC80D-CBI-V	Binary	Voltage	Monolithic	0 to +70°C	± 1/2LSB	D-24
AD DAC85D-CBI-V	Binary	Voltage	Monolithic	-25°C to +85°C	± 1/2LSB	D-24
AD DAC87D-CBI-V	Binary	Voltage	Monolithic	-55°C to +125°C	± 1/2LSB	D-24
AD DAC80-CBI-V	Binary	Voltage	Hybrid	0 to +70°C	± 1/2LSB	DH-24A
AD DAC80-CBI-I	Binary	Current	Hybrid	0 to + 70°C	± 1/2LSB	DH-24A
AD DAC80-CCD-V	Binary Coded Decimal	Voltage	Hybrid	0 to + 70°C	± 1/4LSB	DH-24A
AD DAC80-CCD-I	Binary Coded Decimal	Current	Hybrid	0 to +70°C	± 1/4LSB	DH-24A
AD DAC80Z-CBI-V**	Binary	Voltage	Hybrid	0 to +70°C	± 1/2LSB	DH-24A
AD DAC80Z-CBI-I**	Binary	Current	Hybrid	0 to + 70°C	± 1/2LSB	DH-24A
AD DAC80Z-CCD-V**	Binary Coded Decimal	Voltage	Hybrid	0 to +70°C	± 1/4LSB	DH-24A
AD DAC80Z-CCD-I**	Binary Coded Decimal	Current	Hybrid	0 to +70°C	± 1/4LSB	DH-24A
AD DAC85C-CBI-V	Binary	Voltage	Hybrid	0 to +70°C	± 1/2LSB	DH-24A
AD DAC85C-CBI-I	Binary	Current	Hybrid	0 to +70°C	± 1/2LSB	DH-24A
AD DAC85-CBI-V	Binary	Voltage	Hybrid	-25°C to +85°C	± 1/2LSB	DH-24A
AD DAC85-CBI-I	Binary	Current	Hybrid	-25°C to +85°C	± 1/2LSB	DH-24A
AD DAC85LD-CBI-V	Binary	Voltage	Hybrid	-25°C to +85°C	± 1/2LSB	DH-24A
AD DAC85LD-CBI-I	Binary	Current	Hybrid	-25°C to +85°C	± 1/2LSB	DH-24A
AD DAC85MIL-CBI-V	Binary	Voltage	Hybrid	−55°C to +125°C	± 1/2LSB	DH-24A
AD DAC85MIL-CBI-I	Binary	Current	Hybrid	−55°C to +125°C	± 1/2LSB	DH-24A
AD DAC85C-CCD-V	Binary Coded Decimal	Voltage	Hybrid	0 to + 70°C	± 1/4LSB	DH-24A
AD DAC85C-CCD-I	Binary Coded Decimal	Current	Hybrid	0 to +70°C	± 1/4LSB	DH-24A
AD DAC85-CCD-V	Binary Coded Decimal	Voltage	Hybrid	-25°C to +85°C	± 1/4LSB	DH-24A
AD DAC85-CCD-I	Binary Coded Decimal	Current	Hybrid	$-25^{\circ}\text{C to} + 85^{\circ}\text{C}$	± 1/4LSB	DH-24A
AD DAC87-CBI-V	Binary	Voltage	Hybrid	- 55°C to + 125°C	± 1/2LSB	DH-24A
AD DAC87-CBI-I	Binary	Current	Hybrid	-55°C to +125°C	± 1/2LSB	DH-24A
	1 .	1	1 *			1

^{*}For outline information see Package Information section.

^{**}Z-Suffix devices guarantee performance of 0 to +5V and $\pm5V$ spans with minimum supply voltages of $\pm11.4V$.

DIGITAL INPUT CODES

The AD DAC80 Series accepts complementary digital input code in binary (CBI) format. The CBI model may be connected by the user for anyone of three complementary codes: CSB, COB or CTC.

Table I. Digital Input Codes

Digital Input	Analog Output				
MSB LSB	CSB Compl.	COB Compl.	CTC* Compl.		
	Straight Binary	Offset Binary	Two's Compl.		
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	+ Full Scale	+ Full Scale	– 1LSB		
	+ 1/2 Full Scale	Zero	– Full Scale		
	Mid-Scale	- 1LSB	+ Full Scale		
	Zero	- Full Scale	Zero		

^{*}Invert the MSB of the COB code with an external inverter to obtain CTC code.

ACCURACY

Accuracy error of a D/A converter is the difference between the analog output that is expected when a given digital code is applied and the output that is actually measured with that code applied to the converter. Accuracy error can be caused by gain error, zero error, linearity error, or any combination of the three. Of these three specifications, the linearity error specification is the most important since it cannot be corrected. Linearity error is specified over its entire temperature range. This means that the analog output will not vary by more than its maximum specification, from an ideal straight line drawn between the end points (inputs all "1"s and all "0"s) over the specified temperature range.

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of $\pm 1/2$ LSB means that the output voltage step sizes can range from 1/2LSB to 1 1/2LSB when the input changes from one adjacent input state to the next.

DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million of full scale range per °C (ppm of FSR/°C). Gain drift is established by: 1) testing the end point differences for each AD DAC80 model at the lowest operating temperature, +25°C and the highest operating temperature; 2) calculating the gain error with respect to the +25°C value and; 3) dividing by the temperature change.

Offset Drift is a measure of the actual change in output with all "1"s on the input over the specified temperature range. The maximum change in offset is referenced to the offset at +25°C and is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

SETTLING TIME

Settling time for each model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input.

Voltage Output Models. Three settling times are specified to $\pm 0.01\%$ of full scale range (FSR); two for maximum full scale range changes of 20V, 10V and one for a 1LSB change. The

1LSB change is measured at the major carry (0 1 1 1 . . . 1 1 to 1 0 0 0 . . . 0 0), the point at which the worst case settling time occurs. The settling time characteristic depends on the compensation capacitor selected, the optimum value is 25pF as shown in Figure 1a.

Current Output Models. Two settling times are specified to $\pm 0.01\%$ of FSR. Each is given for current models connected with two different resistive loads: 10 to 100 ohms and 1000 to 1875 ohms. Internal resistors are provided for connecting nominal load resistances of approximately 1000 to 1800 ohms for output voltage ranges of $\pm 1V$ and 0 to -2V.




Figure 1a. Voltage Model Settling Time Circuit




Figure 1b. Voltage Model Settling Time $C_F = 25pF$

POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a per cent of FSR per per cent of change in either the positive or negative supplies about the nominal power supply voltages.

REFERENCE SUPPLY

All models are supplied with an internal 6.3 volt reference voltage supply. This voltage (pin 24) is accurate to $\pm 1\%$ and must be connected to the Reference Input (pin 16) for specified operation. This reference may also be used externally with external current drain limited to 2.5mA. An external buffer amplifier is recommended if this reference is to be used to drive other system components. Otherwise, variations in the load driven by the reference will result in gain variations. All gain adjustments should be made under constant load conditions.

Performance Over Temperature — AD DAC80/AD DAC85/AD DAC87

ANALYZING DEVICE ACCURACY OVER THE TEMPERATURE RANGE

For the purposes of temperature drift analysis, the major device components are shown in Figure 2. The reference element and buffer amplifier drifts are combined to give the total reference temperature coefficient. The input reference current to the DAC, I_{REF}, is developed from the internal reference and will show the same drift rate as the reference voltage. The DAC output current, I_{DAC}, which is a function of the digital input codes, is designed to track I_{REF}; if there is a slight mismatch in these currents over temperature, it will contribute to the gain T.C. The bipolar offset resistor, R_{BP}, and gain setting resistor, R_{GAIN}, also have temperature coefficients which contribute to system drift errors. The input offset voltage drift of the output amplifier, OA, also contributes a small error.

There are three types of drift errors over temperature: offset, gain, and linearity. Offset drift causes a vertical translation of the entire transfer curve; gain drift is a change in the slope of the curve; and linearity drift represents a change in the shape of the curve. The combination of these three drifts results in the complete specification for total error over temperature.

Total error is defined as the deviation from a true straight line transfer characteristic from exactly zero at a digital input which calls for zero output to a point which is defined as full scale. A specification for total error over temperature assumes that both the zero and full scale points have been trimmed for zero error at $+25^{\circ}$ C. Total error is normally expressed a percentage of the full scale range. In the bipolar situation, this means the total range from $-V_{FS}$ to $+V_{FS}$.

Several new design concepts not previously used in DAC80-type devices contribute to a reduction in all the error factors over temperature. The incorporation of low temperature coefficient silicon-chromium thin-film resistors deposited on a single chip, a patented, fully differential, emitter weighted, precision current steering cell structure, and a T.C. trimmed buried zener diode reference element results in superior wide temperature range performance. The gain setting resistors and bipolar offset resistor are also fabricated on the chip with the same SiCr material as the ladder network, resulting in low gain and offset drift.




Figure 2. Bipolar Configuration

MONOTONICITY AND LINEARITY

The initial linearity error of $\pm 1/2$ LSB max and the differential linearity error of $\pm 3/4$ LSB max guarantee monotonic performance over the specified range. It can, therefore, be assumed that linearity errors are insignificant in computation of total temperature errors.

UNIPOLAR ERRORS

Temperature error analysis in the unipolar mode is straightforward: there is an offset drift and a gain drift. The offset drift (which comes from leakage currents and drift in the output amplifier (OA)) causes a linear shift in the transfer curve as shown in Figure 3. The gain drift causes a change in the slope of the curve and results from reference drift, DAC drift, and drift in R_{GAIN} relative to the DAC resistors.

BIPOLAR RANGE ERRORS

The analysis is slightly more complex in the bipolar mode. In this mode $R_{\rm BP}$ is connected to the summing node of the output amplifier (see Figure 2) to generate a current which, exactly balances the current of the MSB so that the output voltage is zero with only the MSB on.

Note that if the DAC and application resistors track perfectly, the bipolar offset drift will be zero even if the reference drifts. A change in the reference voltage, which causes a shift in the bipolar offset, will also cause an equivalent change in $I_{\rm REF}$ and thus $I_{\rm DAC}$, so that $I_{\rm DAC}$ will always be exactly balanced by $I_{\rm BP}$ with the MSB turned on. This effect is shown in Figure 3. The net effect of the reference drift then is simply to cause a rotation in the transfer around bipolar zero. However, consideration of second order effects (which are often overlooked) reveals the errors in the bipolar mode. The unipolar offset drifts discussed before will have the same effect on the bipolar offset. A mismatch of $R_{\rm BP}$ to the DAC resistors is usually the largest component of bipolar drift, but in the AD DAC80 this error is held to $10 \, \rm ppm/^{\circ}C$ max. Gain drift in the DAC also contributes to bipolar offset drift, as well as full scale drift, but again is held to $10 \, \rm ppm/^{\circ}C$




Figure 3. Unipolar and Bipolar Drifts

Using the AD DAC80 Series

POWER SUPPLY CONNECTIONS

For optimum performance power supply decoupling capacitors should be added as shown in the connection diagrams. These capacitors ($1\mu F$ electrolytic recommended) should be located close to the AD DAC80. Electrolytic capacitors, if used, should be paralleled with $0.01\mu F$ ceramic capacitors for optimum high frequency performance.

EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external OFF-SET and GAIN potentiometers. These potentiometers should be connected as shown in the block diagrams and adjusted as described below. TCR of the potentiometers should be $100 \text{ppm/}^{\circ}\text{C}$ or less. The $3.9 \text{M}\Omega$ and $10 \text{M}\Omega$ resistors (20% carbon or better) should be located close to the AD DAC80 to prevent noise pickup. If it

10kΩ TO 100kΩ REE 0.0146 12-BIT RESISTOR LADDER NETWORK AND CURRENT SWITCHES Ē 10kΩ TO 100kΩ 20 2kΩ 19 3kΩ 18 5kΩ 17 16 15 13

Figure 4. External Adjustment and Voltage Supply Connection Diagram, Current Model

is not convenient to use these high-value resistors, a functionally equivalent "T" network, as shown in Figure 6 may be substituted in each case. The gain adjust (pin 23) is a high impedance point and a $0.01\mu F$ ceramic capacitor should be connected from this pin to common to prevent noise pickup.

Offset Adjustment: For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the OFFSET potentiometer for zero output. For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output voltage. Example: If the FULL SCALE RANGE is connected for 20 volts, the maximum negative output voltage is -10V. See Table II for corresponding codes.

Gain Adjustment. For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the GAIN potentiometer for this positive full scale voltage. See Table II for positive full scale voltages.




Figure 5. External Adjustment and Voltage Supply Connection Diagram, Voltage Model




Figure 6. Equivalent Resistances

Table II. Digital Input/Analog Output

Digital Inpu	ıt	Analog Output				
12 Bit Resolut	ion	Volt	age*	Current		
MSB	LSB	0 to + 10V	±10V	0 to -2mA	±1mA	
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	11	+9.9976V +5.0000V +4.9976V 0.0000V 2.44mV	+9.9951V 0.0000V 4.88mV -10.0000V -0.0049V	-1.9995mA -1.0000mA -0.9995mA 0.0000mA 0.488µA	- 0.9995mA 0.0000mA + 0.0005mA - 1.00mA 0.488µA	

^{*}To obtain values for other binary ranges 0 to +5V range: divide 0 to +10 values by 2; ±5V range: divide ±10V range values by 2; ±2.5V range: divide ±10V range values by 4.

Applying the AD DAC80/AD DAC85/AD DAC87

VOLTAGE OUTPUT MODELS

Internal scaling resistors provided in the AD DAC80 may be connected to produce bipolar output voltage ranges of ± 10 , ± 5 or ± 2.5 V or unipolar output voltage ranges of 0 to + 5 or 0 to + 10V (see Figure 7).




Figure 7. Output Amplifier Voltage Range Scaling Circuit

Gain and offset drift are minimized in the AD DAC80 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table III. Settling time is specified for a full scale range change: 4 microseconds for a $10k\Omega$ feedback resistor; 3 microseconds for a $5k\Omega$ feedback resistor when using the compensation capacitor shown in Figure 1.

The equivalent resistive scaling network and output circuit of the current model are shown in Figures 8 and 9. External R_{LS} resistors are required to produce exactly 0 to -2V or $\pm 1V$ output. TCR of these resistors should be $\pm 100 \text{ppm}/^{\circ}\text{C}$ or less to maintain the AD DAC80 output specifications. If exact output ranges are not required, the external resistors are not needed.




Figure 8. Internal Scaling Resistors

Internal resistors are provided to scale an external op amp or to configure a resistive load to offer two output voltage ranges of $\pm\,1V$ or 0 to $-\,2V$. These resistors (R_{LI}: TCR = 20ppm/°C) are an integral part of the AD DAC80 and maintain gain and bipolar offset drift specifications. If the internal resistors are not used, external R_L (or R_F) resistors should have a TCR of $\pm\,25ppm/^\circ C$ or less to minimize drift. This will typically add $\pm\,50ppm/^\circ C$ + the TCR of R_L (or R_F) to the total drift.




Figure 9. AD DAC80 Current Model Equivalent Output Circuit

Table III. Output Voltage Range Connections-Voltage Model AD DAC80

Output Range	Digital Input Codes	Connect Pin 15 to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
± 10V	COB or CTC	19	20	15	24
± 5V	COB or CTC	18	20	N.C.	24
$\pm 2.5V$	COB or CTC	18	20	20	24
0 to + 10 V	CSB	18	21	N.C.	24
0 to + 5 V	CSB	18	21	20	24
0 to + 10V	CCD	19	N.C.	15	24

Table IV. Current Model/Resistive Load Connections

			1% Metal Film	R _{LI} Connections			Reference	Bipola	r Offset
Digital Output Input Codes Range		Internal Resistance R _{LI}	External Resistance R _{LS}	Connect Pin 15 to	Connect Pin 18 to	Connect Pin 20 to	Connect Pin 16 to	Connect Pin 17 to	R _{LS}
CSB	0 to -2V	0.968kΩ	210Ω	20	19 & R _{LS}	15	24	Com (21)	Between Pin 18 & Com (21)
COB or CTC	± 1V	1.2kΩ	249Ω	18	19	R _{LS}	24	15	Between Pin 20 & Com (21)
CCD	0 to ± 2V	3kΩ	N/A	N.C.	21	N.C.	24	N.C.	N/A

DRIVING A RESISTIVE LOAD UNIPOLAR

A load resistance, $R_L = R_{LI}$, $+ R_{LS}$, connected as shown in Figure 10 will generate a voltage range, V_{OUT} , determined by:

$$V_{OUT} = -2mA \quad \left(\frac{6.6k \times R_L}{6.6k + R_L}\right)$$

Where R_L max = $1.54k\Omega$

and V_{OUT} max = -2.5V

To achieve specified drift, connect the internal scaling resistor (R_{LI}) as shown in Table IV to an external metal film trim resistor (R_{LS}) to provide full scale output voltage range of 0 to -2V. With $R_{LS}=0$, $V_{OUT}=-1.69V$.




Figure 10. Equivalent Circuit AD DAC80-CBI-I Connected for Unipolar Voltage Output with Resistive Load

DRIVING A RESISTOR LOAD BIPOLAR

The equivalent output circuit for a bipolar output voltage range is shown in Figure 11, $R_L = R_{LI} + R_{LS}$. V_{OUT} is determined by:

$$V_{OUT} = \pm 1 mA \left(\frac{R_L \times 3.22k}{R_L + 3.22k} \right)$$

Where R_L max = $11.18k\Omega$

and V_{OUT} max = $\pm 2.5V$

To achieve specified drift, connect the internal scaling resistors (R_{LI}) as shown in Table IV for the COB or CTC codes and add an external metal film resistor (R_{LS}) in series to obtain a full scale output range of $\pm 1V$. In this configuration, with R_{LS} equal to zero, the full scale range will be $\pm 0.874V$.

DRIVING AN EXTERNAL OP AMP

The current model AD DAC80 will drive the summing junction of an op amp used as a current to voltage converter to produce an output voltage. As seen in Figure 12,

$$V_{OUT} = I_{OUT} \times R_{F}$$

where $I_{\rm OUT}$ is the AD DAC80 output current and $R_{\rm F}$ is the feedback resistor. Using the internal feedback resistors of the current model AD DAC80 provides output voltage ranges the




Figure 11. AD DAC80-CBI-I Connected for Bipolar Output Voltage with Resistive Load

same as the voltage model AD DAC80. To obtain the desired output voltage range when connecting an external op amp, refer to Table V and Figure 12.




Figure 12. External Op Amp-Using Internal Feedback Resistors

OUTPUT LARGER THAN 20V RANGE

For output voltage ranges larger than ± 10 volts, a high voltage op amp may be employed with an external feedback resistor. Use I_{OUT} values of $\pm 1 mA$ for bipolar voltage ranges and -2 mA for unipolar voltage ranges (see Figure 13). Use protection diodes when a high voltage op amp is used.

The feedback resistor, $R_{\rm F}$, should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between $R_{\rm F}$ and the internal scaling resistor network. This will typically add 50ppm/°C + $R_{\rm F}$ drift to total drift.




Figure 13. External Op Amp-Using External Feedback Resistors


Table V. External Op Amp Voltage Mode Connections

Output Range	Digital Input Codes	Connect A to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
± 10V	COB or CTC	19	15	Α	24
± 5V	COB or CTC	18	15	N.C.	24
± 2.5V	COB or CTC	18	15	15	24
0 to + 10 V	CSB	18	21	N.C.	24
0 to +5V	CSB	18	21	15	24


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

24-Pin Plastic DIP (N-24)




24-Pin Ceramic DIP (D-24)



- NOTES
 1. LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH.
 2. CERAMIC DIP LEADS WILL BE EITHER GOLD OR TIN PLATED IN ACCORDANCE WITH MIL-M-385 TO REQUIREMENTS.
 3. METAL LID IS CONNECTED TO DGND.

24-Pin Ceramic DIP (DH-24A)



		19
,		