

# **Dual 8-Bit CMOS** D/A Converter with Voltage Output

# **DAC8229**

### FEATURES

- Two 8-Bit DACs In A Single Chip
- **Adjustment-Free Internal CMOS Amplifiers**
- Single or Dual Supply Operation
- TTL Compatible Over Full V<sub>DD</sub> Range
- 5 Microsecond Settling Time •
- Fast Interface Timing ......t<sub>W B</sub> = 50ns ø
- Improved Resistance to ESD
- Fits AD/PM-7528 And AD/PM-7628 Sockets
- Available In Small Outline Package
- -40°C to +85°C for the Extended Industrial Temperature Range
- Available In Die Form

### **APPLICATIONS**

- Automatic Test Equipment
- **Process/Industrial Controls**
- **Energy Controls**
- **Programmable Instrumentation**
- **Disk Drive Systems**
- Multi-Channel Microprocessor-Controlled Systems

### **GENERAL DESCRIPTION**

The DAC-8229 is a dual 8-bit, voltage output, multiplying CMOS D/A converter. Its reference input accepts a ±2.5V signal, inverts and delivers it to the output with an internal amplifier. It can also accept -10V at  $V_{BEE}$  with a corresponding +10V output (the maximum positive input signal that it can accept is +2.5V).

The DAC-8229 was designed to operate with dual supplies; however, it can be operated with a single supply by connecting Continued

### FUNCTIONAL DIAGRAM

		PACKAGE: 20-F	PIN DIP/SOL
RELATIVE	GAIN ERROR	MILITARY* TEMPERATURE 55°C to +125°C	EXTENDED <sup>††</sup> INDUSTRIAL TEMPERATURE 40°C to +85°C
±1/2LSB	±2LSB	DAC8229AR	DAC8229ER
±1/2LSB	±2LSB		DAC8229FP
±1/2LSB	±2LSB		DAC8229FS


For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.


All commercial and industrial temperature range parts are available with burnt in.

11 Cerdip and epoxy packaged devices available in the extended industrial temperature range.

### **PIN CONNECTIONS**

ORDERING INFORMATION<sup>†</sup>





### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703 Twx: 710/394-6577 Telex: 924491 Cable: ANALOG NORWOODMASS

### **GENERAL DESCRIPTION** Continued

 $\rm V_{SS},$  AGND A, and AGND B to ground. Its operating characteristics will then be similar to that of the DAC-8228 (whose pin-out allows it to drop into the AD/PM-7528 and AD/PM-7628 sockets).

An internal regulator provides TTL logic compatibility and fast microprocessor interface timing over the full  $V_{DD}$  range. Also, each DAC input latch is addressable for easy microprocessor interfacing.

The DAC-8229 dissipates less than 109mW in the space-saving 20-pin 0.3" DIP or the 20-lead SO surface-mount package. Its compact size, low power, and economical cost per channel, make it attractive for applications requiring multiple D/A converters without sacrificing circuit-board space. Reduced parts count also improves system reliability.

PMI's advanced oxide-isolated, silicon-gate CMOS process, coupled with PMI's highly-stable thin-film R-2R resistor ladder, offers superior matching and temperature tracking between DACs.

The DAC-8229 offers cerdip or epoxy packaged devices in the extended industrial temperature range of -40°C to +85°C.

#### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = +25°C, unless otherwise noted.)

PACKAGE TYPE	Θ <sub>JA</sub> (NOTE 3)	θ <sub>jc</sub>	UNITS
Lead Temperature (Sold	ering, 60 sec)		+300°C
Storage Temperature		–65°C	to +150°C
Junction Temperature			+150°C
DAC-8229ER/FP/FS V	ersions	40°(	C to +85°C
DAC-8229AR Version		–55°C	to +125°C
Operating Temperature F	Range		
V <sub>OUT</sub> to AGND (Note 1)			V <sub>ss</sub> , V <sub>nn</sub>
V <sub>REF</sub> to AGND			17V, +4ॅŬ
Digital Input Voltage to G	ND		-0.3V, V <sub>DD</sub>
AGND to DGND			-0.3V, V <sub>DD</sub>
		0	).3V, +24 <del>Ŭ</del>
VV <sub>SS</sub> to AGND or DGND V <sub>DD</sub> to V <sub>SS</sub>			–7V, V <sub>nn</sub>
$V_{DD}$ to AGND or DGND			-0.3V, +17
erwise noted.)			

		JC	0.0110
20-Pin Hermetic DIP (R)	76	11	°C/W
20-Pin Plastic DIP (P)	69	27	°C/W
20-Pin SOL (S)	88	25	°C/W

NOTES:

 Outputs may be shorted to any terminal provided the package power dissipation is not exceeded. Typical output short-circuit current to AGND is 50mA.
 Use proper antistatic handling procedures when handling these devices.

 Θ<sub>IA</sub> is specified for worst case mounting conditions, i.e., Θ<sub>IA</sub> is specified for device in socket for CerDIP and P-DIP packages; Θ<sub>IA</sub> is specified for device soldered to printed circuit board for SOL package.

<b>ELECTRICAL CHARACTERISTICS</b> at $V_{DD}$ = +11.4V or +15.75V; $V_{SS}$ = -5V ±10%; $V_{REF}$ = ±2.5V; AGND = 0V; $T_A$ = Full Tem-
perature Range specified under Absolute Maximum Ratings, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	MIN	DAC-8229 TYP	MAX	UNITS
STATIC ACCURACY (Nate 1)						
Resolution	N		8	_		Bits
Relative Accuracy (Note 2,10)	INL		-	_	±1/2	LŜB
Differential Nonlinearity (Note 3, 10)	DNL		-	_	±1	LSB
Gain Error (Note 10)	G <sub>FSE</sub>		-	-	±2	LSB
Gain Error Temperature Coefficient (Note 4, 10)	TCG <sub>FS</sub>		_	±0.0008	±0.002	%/°C
Zero Gain Error (Note 10)	V <sub>ZSE</sub>				±10	mV
Zero Code Error Temperature Coefficient (Note 4, 10)	TCV <sub>zs</sub>		-	±5	_	µV/°C
REFERENCE INPUT (Note 8)						
Input Resistance (Note 5)	R <sub>IN</sub>		7	_	15	kΩ
Input Resistance Match (V <sub>REF</sub> A/V <sub>REF</sub> B)	∆R <sub>IN</sub> R <sub>IN</sub>		_	±0.1	±1	%
Input Capacitance (Note 4)	C <sub>IN</sub>		_	9	20	pF

PARAMETER	SYMBOL	CONDITIONS	MIN	DAC-8229	MAX	UNITS
DIGITAL INPUTS						
Digital Input High	V <sub>INH</sub>		2.4	_	_	v
Digital Input Low	V <sub>INL</sub>				0.8	v
Input Current	IN	V <sub>IN</sub> = 0V or V <sub>DD</sub>	-		±1	μA
Input Capacitance (Note 4)	C <sub>IN</sub>			4	8	pF
POWER SUPPLIES						
Positive Supply Current (Note 6)	I <sub>DD</sub>		-		6	mA
Negative Supply Current (Note 6)	Iss			_	5	mA
DC Power Supply Rejection Ratio (Δ Gain/ΔV <sub>DD</sub> ) (Note 10)	PSRR	$\Delta V_{DD} = \pm 5\%$	-		0.01	%/%
DYNAMIC PERFORMANCE						
Slew Rate (V <sub>OUT</sub> ) (Note 4)	SR	T <sub>A</sub> = 25°C V <sub>REF</sub> = -2.5V Digital Inputs = 0V to +5V		2.5	-	V/µs
Settling Time (V <sub>OUT</sub> ) Positive or Negative (Notes 4,7)	t <sub>s</sub>	V <sub>REF</sub> = -2.5V Digital Inputs = 0V to +5V	_	2	5	μs
Channel-to-Channel Isolation (Note 4)	CCI	V <sub>REF</sub> B to V <sub>OUT</sub> A or V <sub>REF</sub> A to V <sub>OUT</sub> B V <sub>REF</sub> B = V <sub>REF</sub> A = 20V <sub>p-p</sub> @f = 10kHz	_	80	_	dB
Digital Crosstalk (Notes 4, 9)	Q	For Code Transition 0000 0000 to 1111 1111	-	4	10	nVs
AC Feedthrough (Notes 4, 11)	F <sub>T</sub>	T <sub>A</sub> = 25°C T <sub>A</sub> = Full Temp. Range	- -	- -	70 65	dB
SWITCHING CHARACTERISTI	ICS (Note 4)					
Chip Select to Write Set-Up Time	<sup>t</sup> cs		60	-	_	ns
Chip Select to Write Hold Time	t <sub>сн</sub>		10		_	ns
DAC Select to Write Set-Up Time	t <sub>AS</sub>		60	-		ns
DAC Select to Write Hold Time	t <sub>AH</sub>		10	-	-	ns
Data Valid to Write Set-Up Time	tos		60	-	_	ns
Data Valid to Write Hold Time	<sup>t</sup> Dн		10	-	-	ns
Write Pulse Width	twn		50		-	ns

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +11.4V$  or +15.75V;  $V_{SS} = -5V \pm 10\%$ ;  $V_{REF} = \pm 2.5V$ ; AGND = 0V;  $T_A = Full$  Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted. *Continued* 

#### NOTES:

1. Specifications apply to both DAC A and DAC B.

2. This is an endpoint linearity specification.

3. All devices are guaranteed to be monotonic over the full operating temperature range.

4. These characteristics are for design guidance only and are not subject to production test.

5. Input resistance temperature coefficient = +300 ppm/°C.

6.  $V_{IN} = V_{INL}$  or  $V_{INH}$ ; outputs unloaded. 7.  $V_{REF} = \pm 2.5V$ ; to where output settles to  $\pm 1/2$  LSB.


8.  $V_{\text{REF}}$  voltage range is +3V to -10V; the absolute maximum negative value is:  $|V_{REF}| = V_{DD} - 4V.$ 9. Digital crosstalk is a measure of the amount of digital input pulse appearing at the

analog output of the unselected DAC while applying it to the digital inputs of the other DAC.

V<sub>REF</sub> = +2.5V, R<sub>PULLDOWN</sub> = 20kΩ (a pulldown resistor to V<sub>SS</sub> is used for these tests).

11.  $V_{REF}A$ ,  $V_{REF}B = 20V_{p-p}$  Sinewave @f = 10kHz;  $V_{REF}A$  to  $V_{REF}B$  or  $V_{REF}B$  to  $V_{REF}A$ .

### **DICE CHARACTERISTICS**



<ol> <li>NEGATIVE POWER SUPPLY (V<sub>SS</sub>)</li> <li>VOLTAGE OUTPUT (V<sub>OUT</sub> A)</li> <li>DIGITAL INPUT DB<sub>1</sub></li> <li>DAC A REFERENCE INPUT (V<sub>REF</sub> A)</li> <li>DIGITAL GROUND (DGND)</li> <li>CHIP SELECT (CS)</li> <li>DIGITAL SELECTION (DAC A/DAC B)</li> <li>DIGITAL INPUT DB<sub>7</sub> (MSB)</li> <li>DIGITAL INPUT DB<sub>6</sub></li> <li>DIGITAL INPUT DB<sub>5</sub></li> <li>DIGITAL INPUT DB<sub>4</sub></li> <li>ANALOG GROUND (AGND B)</li> </ol>	
4. DAC A REFERENCE INPUT ( $V_{REF}A$ )14. DIGITAL INPUT $DB_0$ (LSB)5. DIGITAL GROUND (DGND)15. CHIP SELECT ( $CS$ )6. DIGITAL SELECTION ( $DAC A/DAC B$ )16. WRITE ( $WR$ )7. DIGITAL INPUT $DB_7$ (MSB)17. POSITIVE POWER SUPPLY (V8. DIGITAL INPUT $DB_6$ 18. DAC B REFERENCE INPUT (V9. DIGITAL INPUT $DB_5$ 19. VOLTAGE OUTPUT ( $V_{OUT} B$ )10. DIGITAL INPUT $DB_4$ 20. ANALOG GROUND (AGND B)	
4. DAC A REFERENCE INPUT ( $V_{REF}A$ )14. DIGITAL INPUT $DB_0$ (LSB)5. DIGITAL GROUND (DGND)15. CHIP SELECT (CS)6. DIGITAL SELECTION ( $DAC A/DAC B$ )16. WRITE (WR)7. DIGITAL INPUT $DB_7$ (MSB)17. POSITIVE POWER SUPPLY (V8. DIGITAL INPUT $DB_6$ 18. DAC B REFERENCE INPUT (V9. DIGITAL INPUT $DB_5$ 19. VOLTAGE OUTPUT ( $V_{OUT} B$ )10. DIGITAL INPUT $DB_4$ 20. ANALOG GROUND (AGND B)	
5. DIGITAL GROUND (DGND)15. CHIP SELECT (CS)6. DIGITAL SELECTION (DAC A/DAC B)16. WRITE (WR)7. DIGITAL INPUT DB, (MSB)17. POSITIVE POWER SUPPLY (V8. DIGITAL INPUT DB, DIGITAL INPUT DB, 10. DIGITAL INPUT DB, 20. ANALOG GROUND (AGND B)	LSB)
7. DIGITAL INPUT DB, (MSB)17. POSITIVE POWER SUPPLY (V8. DIGITAL INPUT DB, 018. DAC B REFERENCE INPUT (V9. DIGITAL INPUT DB, 019. VOLTAGE OUTPUT (V, 0) T B)10. DIGITAL INPUT DB, 020. ANALOG GROUND (AGND B)	
8. DIGITAL INPUT DB <sub>6</sub> 18. DAC B REFERENCE INPUT (V         9. DIGITAL INPUT DB <sub>5</sub> 19. VOLTAGE OUTPUT (V <sub>OUT</sub> B)         10. DIGITAL INPUT DB <sub>4</sub> 20. ANALOG GROUND (AGND B)	
8. DIGITAL INPUT DB <sub>6</sub> 18. DAC B REFERENCE INPUT (V         9. DIGITAL INPUT DB <sub>5</sub> 19. VOLTAGE OUTPUT (V <sub>OUT</sub> B)         10. DIGITAL INPUT DB <sub>4</sub> 20. ANALOG GROUND (AGND B)	PPLY (V <sub>DD</sub> )
9. DIGITAL INPUT $DB_5$ 19. VOLTAGE OUTPUT ( $V_{OUT}$ B) 10. DIGITAL INPUT $DB_4$ 20. ANALOG GROUND (AGND B)	
10. DIGITAL INPUT $DB_4$ 20. ANALOG GROUND (AGÑD B)	
-	
Substrate (die backside) is internally connected to V <sub>DD</sub> .	

DIE SIZE 0.082 x 0.111 inch, 9,102 sq. mils (2.08 x 2.82 mm, 5.87 sq. mm)

### **WAFER TEST LIMITS** at $V_{DD}$ = +11.4V or +15.75V; $V_{SS}$ = -5V ± 10%; $V_{REF}$ = ±2.5V; AGND = 0V; $T_A$ = +25°C.

SYMBOL	CONDITIONS	DAC-8229GBC LIMIT	UNITS
INL	Endpoint Linearity Error	±1/2	LSB MAX
DNL		±1	LSB MAX
G <sub>FSE</sub>	DAC Latches Loaded with 1111 1111	±2	LSB MAX
V <sub>ZSE</sub>		±10	mV MAX
R <sub>IN</sub>	Pad 4 and 18	7/15	kΩ MIN/kΩ MAX
AR <sub>IN</sub> R <sub>IN</sub>		1	% MAX
V <sub>IH</sub>	· ·	2.4	VMIN
V <sub>IL</sub>		0.8	V MAX
I <sub>IN</sub>	$V_{IN} = 0V \text{ or } V_{DD}$	±1	MAX مىر
PSRR	V <sub>DD</sub> =±5%	0.01	%/% MAX
<sup>I</sup> DD		6	mA MAX
'ss		5	mA MAX
	INL DNL $G_{FSE}$ $V_{ZSE}$ $R_{IN}$ $\Delta R_{IN}$ $R_{IN}$ $V_{IH}$ $V_{IL}$ $I_{IN}$ PSRR $I_{DD}$	INL       Endpoint Linearity Error         DNL $G_{FSE}$ DAC Latches Loaded with 1111 1111 $V_{ZSE}$ $Pad 4 and 18$ $AF_{IN}$ $R_{IN}$ Pad 4 and 18 $V_{IH}$ $V_{IH}$ $V_{IL}$ $V_{IN} = 0V \text{ or } V_{DD}$ PSRR $V_{DD} = \pm 5\%$ $V_{DD} = \pm 5\%$	SYMBOLCONDITIONSLIMITINLEndpoint Linearity Error $\pm 1/2$ DNL $\pm 1$ $G_{FSE}$ DAC Latches Loaded with 1111 1111 $\pm 2$ $V_{ZSE}$ $\pm 10$ $R_{IN}$ Pad 4 and 18 $7/15$ $\frac{\Delta R_{IN}}{R_{IN}}$ 1 $V_{IH}$ $2.4$ $V_{IL}$ $0.8$ $I_{IN}$ $V_{IDD} = \pm 5\%$ $0.01$ $I_{DD}$ $6$

NOTES:

1. All dice guaranteed monotonic over the full operating temperature range.

2.  $V_{IN} = V_{INL} \text{ or } V_{INH}$ ; output unloaded. 3.  $V_{REF} = +2.5V$ ,  $R_{PULLDOWN} = 20k\Omega$  (a pulldown resistor to  $V_{SS}$  is used for these tests). Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

7///

2

4

15


-4 -2 0

V<sub>REF</sub>= -2.5V

V<sub>REF</sub>= +2.5V

10

### **TYPICAL PERFORMANCE CHARACTERTISTICS**




-25 0 25 50 75 TEMPERATURE (°C)

100 125


TEMPERATURE (°C)

TEMPERATURE (°C)

### **TYPICAL PERFORMANCE CHARACTERISTICS** Continued




### WRITE CYCLE TIMING DIAGRAM



-6-

### **BURN-IN CIRCUIT**



### PARAMETER DEFINITIONS RESOLUTION (N)

The resolution of a DAC is the number of states  $(2^n)$  that the fullscale range (FSR) is divided (or resolved) into; where n is equal to the number of bits.

### **RELATIVE ACCURACY (INL)**

Relative accuracy, or integral nonlinearity, is the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed in terms of least significant bit (LSB), or as a percent of full scale.

### DIFFERENTIAL NONLINEARITY (DNL)

Differential nonlinearity is the worst case deviation of any adjacent analog output from the ideal 1 LSB step size. The deviation of the actual "step size" from the ideal step size of 1 LSB is called the differential nonlinearity error or DNL. DACs with DNL greater than  $\pm$ 1 LSB may be non-monotonic.  $\pm$ 1/2 LSB INL guarantees monotonicity and  $\pm$ 1 LSB maximum DNL.

### GAIN ERROR (G<sub>FSE</sub>)

Gain error is the difference between the actual and the ideal analog output range, expressed as a percent of full-scale or in terms of LSB value. It is the deviation in slope of the DAC transfer characteristic from ideal. Zero code error is not included in this measurement.

See Orientation in Digital-to-Analog Converters Section of the current data book, for additional parameter definitions.

### **GENERAL CIRCUIT DESCRIPTION**


The DAC-8229 consists of two voltage output amplifiers, two high accuracy R-2R resistor ladder networks, an 8-bit input buffer, two 8-bit DAC registers, and interface control logic circuitry.


Also included are 16 single-pole, double-throw NMOS transistor switches. These switches, which are controlled by the digital input code, were designed to switch each R-2R resistor leg between the amplifier inverting input and AGND.

A simplified circuit of the R-2R resistor ladder and output amplifier is illustrated in Figure 1. The signal is inverted from the  $V_{REF}$  input to the output. Note that analog ground (AGND) is accessible and can be biased above digital ground (DGND) for some applications; more on this in the applications section under Single Supply Operation.

### **REFERENCE INPUT**

The DAC-8229's internal output amplifier has a maximum voltage swing in the negative direction of –2.5V (limited by  $V_{SS}$ ). In





the positive direction, the voltage swing is limited to 4V less than  $V_{DD}$ . These limitations set the maximum levels that the reference input ( $V_{REF}$ ) can accept. Note that the positive  $V_{REF}$  limit is set by the negative supply voltage,  $V_{SS}$ , and the negative  $V_{REF}$  limit is set by ( $V_{DD}$  –4V).

For example, maximum  $V_{\text{REF}}$  input in the positive direction is +2.5V and -11V with  $V_{\text{DD}}$  = +15V. The equation for the absolute value in the negative direction takes the form of:

$$|-V_{\text{REF}} \max| = V_{\text{DD}} - 4V.$$

The equation shows that --8V is the maximum voltage that can be applied in the negative direction at  $V_{REF}$  with  $V_{DD}$  = +12V.

The DAC-8229's output voltage equation is:

 $-V_{OUT} = V_{REF} \times D/256$ 

where D is the digital input code number that is between 0 and 255.

### **BUFFER AMPLIFIER SECTION**

The DAC-8229's amplifier output stage is an NPN bipolar transistor. This transistor provides a low-impedance high-output current capability. The emitter of the NPN transistor is loaded with a 450 $\mu$ A NMOS current source that is connected to V<sub>SS</sub>; (see Figure 2). This current is sunk into the negative supply allowing the amplifier's output to go to -2.5V.

Figure 3 depicts a typical output current-sink versus voltage graph for the DAC-8229. It shows the output amplifier's current sink capability with  $V_{SS} = -5V$  and 0V. With  $V_{SS} = -5V$ , the amplifier still operates in the saturation region as the output goes to zero; however, with  $V_{SS} = 0V$ , the amplifier comes out of its saturation region and starts appearing resistive as the output approaches zero.

The DAC-8229's internal amplifiers can each drive +10 volts across a  $2k\Omega$  load, sourcing 5mA. In fact, they can drive up to 65mA, but with a reduced output amplitude. See the Output Source Current graph under the typical electrical characteristic




FIGURE 2: Amplifier Output Stage

curves. The user must use caution that the package power dissipation is not exceeded when driving low impedances and high currents. However, as seen in Figure 3, the amplifier has limited current sink capability. Signal waveforms can be improved considerably by adding a pull-down resistor at each amplifier output. For example, pulling a  $2k\Omega$  load down to -2.5V requires a  $1k\Omega$  pull-down resister (connected to -5V) The accompanying scope photographs show the effects of operating






FIGURE 3: DAC Output Current Sink



**PHOTO A:** Multiplying Mode (f = 1kHZ, No Pull-down)



**PHOTO B:** Multiplying Mode (f = 1kHZ, with  $1k\Omega$  Pull-down)

the DAC-8229 with and without a  $1k\Omega$  pull-down resistor. Photo A is that without the pull-down resistor, and B with the  $1k\Omega$  pull-down resistor. Note signal improvement using the pull-down resistor. Figure 4 shows this circuit configuration and the table slists other resistor values.

### PULL-DOWN RESISTOR vs LOAD RESISTOR VALUES

(V <sub>DD</sub> = +15V LOAD	/; V <sub>SS</sub> = –5V) PULL-DOWN
2kΩ	1kΩ
5kΩ	4kΩ
10kΩ	10kΩ
15kΩ	12kΩ
20kΩ	16kΩ
25kΩ	400kΩ
>30kΩ	None Required




FIGURE 4: R<sub>LOAD</sub> and R<sub>PULL-DOWN</sub> Circuit Configuration with the DAC-8229

The DAC-8229 can also operate with ±5V supplies,  $V_{DD} = +5V$  and  $V_{SS} = -5V$ . See the Relative Accuracy vs. Reference Voltage graphs under the typical characteristics curves. The graphs are shown with and without a 2k $\Omega$  pull-down resistor. Note how the DAC stays within the specified limit except when  $V_{REF} = -2V$  and without the pull-down resistor.

The amplifier's internal gain stages were designed to maintain sufficient gain over its common mode range. This results in good offset performance over the specified voltage range. In addition, the amplifier's offset voltage is laser-trimmed during manufacturing. This eliminates user offset trimming in many applications.

### **DIGITAL SECTION**

Figure 5 shows one digital input structure of the DAC-8229. A built-in 5V regulator and level shifter converts TTL digital input signals into CMOS levels to drive the internal circuitry. This provides full TTL compatibility over a  $V_{DD}$  range of 5 to 15V.

As shown in Figure 5, each digital input is protected from electrostatic-discharge with two internal diodes connected between  $V_{\rm DD}$  and DGND. Each input has a typical input current of less than 1nA.

### INTERFACE CONTROL INFORMATION

### DAC SELECTION

DAC A and DAC B both share a common 8-bit input port. The control input, DAC A/DAC B, selects which DAC can accept data from the input port. A logic low selects DAC A and a logic high selects DAC B.

### **DAC OPERATION**

Inputs  $\overline{CS}$  and  $\overline{WR}$  control the operation of the selected DAC. See Mode Selection Table below.

### WRITE MODE

When  $\overline{CS}$  and  $\overline{WR}$  are both low, the selected DAC is in the write mode. The input buffer and DAC register of the selected DAC are transparent and its analog output responds to the codes on the digital input pins.




FIGURE 5: Simplified Digital Input Structure

### HOLD MODE

The selected DAC register latches the data present on the digital input pins just prior to  $\overline{CS}$  and  $\overline{WR}$  assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective registers.

### MODE SELECTION TABLE

DAC A/					
DAC B	cs	WR		DAC A	DAC B
L	L	L		WRITE	HOLD
Н	L	L		HOLD	WRITE
х	н	х		HOLD	HOLD
Х	Х	Н		HOLD	HOLD
1 01	1.1	Liberta Otata	V	Dealt Orac	

L = Low State H = High State X = Don't Care

### **APPLICATIONS INFORMATION**

### UNIPOLAR OPERATION

Figure 6 shows the DAC-8229 configured to operate in the unipolar mode, and Table 1 shows the corresponding code table. The equation for 1 LSB and the analog output voltage is:

1 LSB =  $V_{\text{REF}} \times 2^{-8}$ , or  $V_{\text{REF}} \times 1/256$ 

and

 $-V_{OUT} = V_{REF} \times D/256$ 

where D is the digital input number between 0 and 255.




FIGURE 6: Unipolar Operation

TABLE 1: Unipolar Code Table (Refer to F	Figure 6)
--	-----------

DAC DATA INPUT MSB LSB ANALOG OUTPUT								
W	30					LC	)D	ANALOG OUTPUT
1	1	1	1	1	1	1	1	$-V_{REF}\left(\frac{255}{256}\right)$
1	0	0	0	0	0	0	1	$-V_{REF}\left(\frac{129}{256}\right)$
1	0	0	0	0	0	0	0	$-V_{\text{REF}}\left(\frac{128}{256}\right) = \frac{-V_{\text{REF}}}{2}$
0	1	1	1	1	1	1	1	$-V_{REF}\left(\frac{127}{256}\right)$
0	0	0	0	0	0	0	1	$-V_{REF}\left(\frac{1}{256}\right)$
0	0	0	0	0	0	0	0	0V

### **BIPOLAR OPERATION**

Figure 7 shows the DAC-8229 configured in the bipolar mode of operation. This configuration requires an external amplifier and four resistors. To keep gain and offset errors at a minimum, the external resistors should be matched to  $\pm 0.1\%$  and track over the operating temperature range of interest.

Table 2 shows the corresponding code table.

**TABLE 2:** Bipolar (Offset Binary) Code Table (Refer to Figure 7)

DAC DATA INPUT MSB LSB ANALOG OUTPU								
M	28			LSB				ANALOG OUTPUT
1	1	1	1	1	1	1	1	$+V_{REF}\left(\frac{127}{128}\right)$
1	0	0	0	0	0	0	1	$+V_{REF}\left(\frac{1}{128}\right)$
1	0	0	0	0	0	0	0	0V
0	1	1	1	1	1	1	1	$-V_{REF}\left(\frac{1}{128}\right)$
0	0	0	0	0	0	0	1	$-V_{REF}\left(\frac{127}{128}\right)$
0	0	0	0	0	0	0	0	$-V_{REF}\left(\frac{128}{128}\right) = -V_{REF}$




FIGURE 7: Bipolar Operation

### SINGLE SUPPLY OPERATION

Some applications require the AGND pin to be biased above ground for single supply operation. A popular scheme is shown in Figure 8. It consists of connecting a +2.5 volt reference (such as PMI's REF-03) to the AGND pin,  $V_{REF}$  and  $V_{SS}$  pins grounded, and +12V to  $V_{DD}$ . Both DAC A and DAC B AGND pins are separate and can be independently biased.

The resulting transfer equation is:

 $V_{OUT}(D) = 2.5(1 + D/256)$ 

where D is the whole number binary digital input.

 $V_{OUT}$  for the circuit of Figure 8 results in:

$$V_{OUT}(255) = 2.5(1 + 255/256) = +5V$$

$$V_{OUT}(0) = +2.5V.$$




FIGURE 8: Single Supply Configuration

Figure 9 shows a typical plot of the DAC-8229 in the singlesupply configuration of Figure 8. It is plotted for various values of AGND voltage biased above ground. It shows relative accuracy degrading as AGND is taken above +4V; however, it contributes only 1 LSB error at +5V.




FIGURE 9: Relative Accuracy vs. AGND

### MICROPROCESSOR INTERFACE CIRCUITS

The DAC-8229's versatile input structure allows direct interface to 8- or 16-bit microprocessors. Its simplicity reduces the number of required glue logic components. Figures 10 and 11 show the DAC-8229 interface configurations with the 6800 and 8085 microprocessors.




FIGURE 10: DAC-8229 Interface to 6800 Microprocessor




FIGURE 11: DAC-8229 Interface to 8085 Microprocessor