

# $270~\text{MHz},\,400~\mu\text{A}$ Current Feedback Amplifier

### AD8005

#### **FEATURES**

**Ultralow Power** 

400  $\mu\text{A}$  Power Supply Current (4 mW on  $\pm5~\text{V}_\text{S}\text{)}$ 

**Specified for Single Supply Operation** 

High Speed

270 MHz, -3 dB Bandwidth (G = +1)

170 MHz, -3 dB Bandwidth (G = +2)

280 V/ $\mu$ s Slew Rate (G = +2)

28 ns Settling Time to 0.1%, 2 V Step (G = +2)

Low Distortion/Noise

 $-63 \text{ dBc} @ 1 \text{ MHz}, V_0 = 2 \text{ V p-p}$ 

-50 dBc @ 10 MHz,  $V_0 = 2 \text{ V p-p}$ 

4.0 nV/√Hz Input Voltage Noise @ 10 MHz

Good Video Specifications (R<sub>I</sub> = 1 k $\Omega$ , G = +2)

Gain Flatness 0.1 dB to 30 MHz

0.11% Differential Gain Error

0.4° Differential Phase Error

### **APPLICATIONS**

Signal Conditioning

A/D Buffer

Power-Sensitive, High-Speed Systems

**Battery Powered Equipment** 

**Loop/Remote Power Systems** 

**Communication or Video Test Systems** 

**Portable Medical Instruments** 

### PRODUCT DESCRIPTION

The AD8005 is an ultralow power, high-speed amplifier with a wide signal bandwidth of 170 MHz and slew rate of 280 V/µs. This performance is achieved while consuming only 400 µA of quiescent supply current. These features increase the operating time of high-speed battery-powered systems without reducing dynamic performance.





Figure 1. Frequency Response; G = +2,  $V_S = +5 \text{ V or } \pm 5 \text{ V}$ 


### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

### FUNCTIONAL BLOCK DIAGRAM 8-Lead Plastic DIP and SOIC



#### 5-Lead SOT-23



The current feedback design results in gain flatness of  $0.1\,\mathrm{dB}$  to  $30\,\mathrm{MHz}$  while offering differential gain and phase errors of 0.11% and  $0.4^\circ$ . Harmonic distortion is low over a wide bandwidth with THDs of  $-63\,\mathrm{dBc}$  at  $1\,\mathrm{MHz}$  and  $-50\,\mathrm{dBc}$  at  $10\,\mathrm{MHz}$ . Ideal features for a signal conditioning amplifier or buffer to a high-speed A-to-D converter in portable video, medical or communication systems.

The AD8005 is characterized for +5 V and  $\pm 5$  V supplies and will operate over the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C. The amplifier is supplied in 8-lead plastic DIP, 8-lead SOIC and 5-lead SOT-23 packages.




Figure 2. Distortion vs. Frequency;  $V_S = \pm 5 \text{ V}$ 

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1999

# AD8005-SPECIFICATIONS

 $\pm 5$  V SUPPLIES (@  $\text{T}_\text{A}$  = +25°C,  $\text{V}_\text{S}$  =  $\pm 5$  V,  $\,\text{R}_\text{L}$  = 1  $\text{k}\Omega$  unless otherwise noted)

		AD8005A			
Parameter	Conditions	Min	Typ	Max	Units
DYNAMIC PERFORMANCE	$R_F = 3.01 \text{ k}\Omega$ for "N" Package or $R_F = 2.49 \text{ k}\Omega$ for "R" Package or $R_F = 2.10 \text{ k}\Omega$ for "RT" Package.				
-3 dB Small Signal Bandwidth	$R_F = 2.10 \text{ k}\Omega \text{ for "RT" Package}$ $G = +1, V_O = 0.2 \text{ V p-p}$ $G = +2, V_O = 0.2 \text{ V p-p}$	225 140	270 170		MHz MHz
Bandwidth for 0.1 dB Flatness	$G = +2$ , $V_0 = 0.2 \text{ V p-p}$ $G = +2$ , $V_0 = 0.2 \text{ V p-p}$	10	30		MHz
Large Signal Bandwidth	$G = +10, V_O = 4 V p-p, R_F = 499 \Omega$		40		MHz
Slew Rate (Rising Edge)	$G = +2$ , $V_O = 4$ V Step		280		V/µs
Settling Time to 0.1%	$G = -1, V_O = 4 \text{ V Step}, R_F = 1.5 \text{ k}\Omega$ $G = +2, V_O = 2 \text{ V Step}$		1500 28		V/μs ns
DISTORTION/NOISE PERFORMANCE	$R_F = 3.01 \text{ k}\Omega$ for "N" Package or $R_F = 2.49 \text{ k}\Omega$ for "R" Package or				
Total Harmonic Distortion	$R_F = 2.10 \text{ k}\Omega \text{ for "RT" Package}$ $f_C = 1 \text{ MHz}, V_O = 2 \text{ V p-p}, G = +2$		-63		dBc
Differential Gain	$f_C = 10 \text{ MHz}, V_O = 2 \text{ V p-p}, G = +2 \text{ NTSC}, G = +2$		-50 0.11		dBc %
Differential Phase	NTSC, G = +2		0.11		Degrees
Input Voltage Noise	f = 10  MHz		4.0		$nV/\sqrt{Hz}$
Input Current Noise	$f = 10 \text{ MHz}, +I_{IN}$		1.1		pA/√ <del>Hz</del>
	$-I_{IN}$		9.1		pA/√Hz
DC PERFORMANCE					
Input Offset Voltage	T. T.		5	30	±mV
Offset Drift	$T_{ m MIN}$ to $T_{ m MAX}$		40	50	±mV μV/°C
+Input Bias Current			0.5	1	±μΑ
•	$T_{MIN}$ to $T_{MAX}$			2	±μΑ
-Input Bias Current			5	10	±μΑ
Input Pice Comment Duift (+)	$\mathrm{T_{MIN}}$ to $\mathrm{T_{MAX}}$		6	12	±μΑ nA/°C
Input Bias Current Drift (±) Open-Loop Transimpedance		400	1000		kΩ
INPUT CHARACTERISTICS					
Input Resistance	+Input		90		ΜΩ
	-Input		260		Ω
Input Capacitance	+Input		1.6		pF
Input Common-Mode Voltage Range Common-Mode Rejection Ratio	$V_{CM} = \pm 2.5 \text{ V}$	46	3.8 54		±V dB
	V CM - ±2.5 V	10	J4		ub
OUTPUT CHARACTERISTICS	Positive	127	12.00		V
Output Voltage Swing	Negative	+3.7	+3.90 -3.90	-3.7	V
Output Current	$R_L = 50 \Omega$		10	3	mA
Short Circuit Current	_		60		mA
POWER SUPPLY					
Quiescent Current			400	475	μΑ
Decrease Consults Deliver' Deli	$T_{MIN}$ to $T_{MAX}$	F.C.	66	560	μA
Power Supply Rejection Ratio	$V_S = \pm 4 \text{ V to } \pm 6 \text{ V}$	56	66		dB
OPERATING TEMPERATURE RANGE		-40		+85	°C

Specifications subject to change without notice.

-2- REV. A

# +5 V SUPPLY (@ $T_A=+25^{\circ}\text{C},\,V_S=+5$ V, $R_L=1~\text{k}\Omega$ to 2.5 V unless otherwise noted)

Parameter	Conditions	Min	AD8005A Typ	Max	Units
DYNAMIC PERFORMANCE  -3 dB Small Signal Bandwidth  Bandwidth for 0.1 dB Flatness Large Signal Bandwidth Slew Rate (Rising Edge)  Settling Time to 0.1%	$\begin{split} R_F &= 3.01 \text{ k}\Omega \text{ for "N" Package or} \\ R_F &= 2.49 \text{ k}\Omega \text{ for "R" Package or} \\ R_F &= 2.10 \text{ k}\Omega \text{ for "RT" Package} \\ G &= +1, V_O = 0.2 \text{ V p-p} \\ G &= +2, V_O = 0.2 \text{ V p-p} \\ G &= +2, V_O = 0.2 \text{ V p-p} \\ G &= +2, V_O = 0.2 \text{ V p-p}, R_F = 499 \Omega \\ G &= +2, V_O = 2 \text{ V Step} \\ G &= -1, V_O = 2 \text{ V Step}, R_F = 1.5 \text{ k}\Omega \\ G &= +2, V_O = 2 \text{ V Step} \end{split}$	190 110 10	225 130 30 45 260 775 30		MHz MHz MHz MHz V/µs V/µs
DISTORTION/NOISE PERFORMANCE  Total Harmonic Distortion  Differential Gain Differential Phase Input Voltage Noise Input Current Noise	$\begin{array}{c} R_F = 3.01 \; k\Omega \; \text{for "N" Package or} \\ R_F = 2.49 \; k\Omega \; \text{for "R" Package or} \\ R_F = 2.10 \; k\Omega \; \text{for "RT" Package} \\ f_C = 1 \; \text{MHz}, \; V_O = 2 \; V \; \text{p-p}, \; G = +2 \\ f_C = 10 \; \text{MHz}, \; V_O = 2 \; V \; \text{p-p}, \; G = +2 \\ \text{NTSC}, \; G = +2, \; R_L \; \text{to } 1.5 \; V \\ \text{NTSC}, \; G = +2, \; R_L \; \text{to } 1.5 \; V \\ f = 10 \; \text{MHz} \\ f = 10 \; \text{MHz}, \; +I_{IN} \\ -I_{IN} \end{array}$		-60 -50 0.14 0.70 4.0 1.1 9.1		$\begin{array}{c} dBc \\ dBc \\ \% \\ Degrees \\ nV/\sqrt{Hz} \\ pA/\sqrt{Hz} \\ pA/\sqrt{Hz} \end{array}$
DC PERFORMANCE Input Offset Voltage  Offset Drift +Input Bias Current  -Input Bias Current  Input Bias Current Drift (±) Open-Loop Transimpedance	$T_{ m MIN}$ to $T_{ m MAX}$ $T_{ m MIN}$ to $T_{ m MAX}$ $T_{ m MIN}$ to $T_{ m MAX}$	50	5 40 0.5 5 8 500	35 50 1 2 10 11	±mV ±mV μV/°C ±μA ±μA ±μA ±μA nA/°C kΩ
INPUT CHARACTERISTICS Input Resistance Input Capacitance Input Common-Mode Voltage Range Common-Mode Rejection Ratio	+Input -Input +Input $V_{CM} = 1.5 \text{ V to } 3.5 \text{ V}$	48	120 300 1.6 1.5 to 3.5 54		MΩ Ω pF V dB
OUTPUT CHARACTERISTICS Output Voltage Swing Output Current Short Circuit Current	$R_{\rm L}$ = 50 $\Omega$	1.1 to 3.9	0.95 to 4.05 10 30		V mA mA
POWER SUPPLY Quiescent Current Power Supply Rejection Ratio	$T_{MIN}$ to $T_{MAX}$ $V_S = +4 \text{ V}$ to +6 V	56	350 66	425 475	μΑ μΑ dB
OPERATING TEMPERATURE RANGE		-40		+85	°C

Specifications subject to change without notice.

REV. A -3-

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

#### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Lead Temperature Range (Soldering 10 sec) ..... +300°C

#### MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8005 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately +150°C. Exceeding this limit temporarily may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of +175°C for an extended period can result in device failure.

While the AD8005 is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature (+150°C) is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves shown in Figure 3.




Figure 3. Maximum Power Dissipation vs. Temperature

### ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Brand Code
AD8005AN AD8005AR	-40°C to +85°C -40°C to +85°C	8-Lead Plastic DIP 8-Lead Plastic SOIC	N-8 SO-8	
AD8005AR-REEL	−40°C to +85°C	13" Tape and Reel	SO-8	
AD8005ART-REEL	−40°C to +85°C	13" Tape and Reel	RT-5	H1A
AD8005AR-REEL7	−40°C to +85°C	7" Tape and Reel	SO-8	
AD8005ART-REEL7	−40°C to +85°C	7" Tape and Reel	RT-5	H1A

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8005 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. A

<sup>&</sup>lt;sup>2</sup>Specification is for device in free air:

<sup>8-</sup>Lead Plastic DIP Package:  $\theta_{JA} = 90^{\circ}\text{C/W}$ 

<sup>8-</sup>Lead SOIC Package:  $\theta_{JA} = 155^{\circ}\text{C/W}$ 

<sup>5-</sup>Lead SOT-23 Package:  $\theta_{IA} = 240^{\circ}$ C/W

# **Typical Characteristics—AD8005**





Figure 4. Frequency Response; G = +1, +2, +10;  $V_S = \pm 5 \text{ V}$ 






Figure 5. Gain Flatness; G = +2;  $V_S = \pm 5 \ V$  or  $+5 \ V$ 




Figure 8. Transimpedance Gain and Phase vs. Frequency




Figure 6. Large Signal Frequency Response;  $G=+2,\,R_L=1\,k\Omega$ 




Figure 9. Output Swing vs. Frequency;  $V_S = \pm 5 \text{ V}$ 

REV. A -5-

# **AD8005-Typical Characteristics**




Figure 10. Distortion vs. Frequency;  $V_S = \pm 5 V$ 




Figure 11. Differential Gain and Phase,  $V_S = \pm 5 \ V$ 




Figure 12. Output Voltage Swing vs. Load




Figure 13. Distortion vs. Frequency  $V_S = +5 \text{ V}$ 




Figure 14. Differential Gain and Phase,  $V_S = +5 \text{ V}$ 




Figure 15. Output Swing vs. Supply

-6- REV. A




Figure 16. CMRR vs. Frequency;  $V_S = +5 \text{ V or } \pm 5 \text{ V}$ 




Figure 17. Output Resistance vs. Frequency;  $V_S = \pm 5 \ V$  and  $\pm 5 \ V$ 




Figure 18. PSRR vs. Frequency;  $V_S = +5~V~or \pm 5~V$ 




Figure 19. Noise vs. Frequency;  $V_S = +5 \text{ V or } \pm 5 \text{ V}$ 




Figure 20. Noise vs. Frequency;  $V_S = +5 \text{ V or } \pm 5 \text{ V}$ 




Figure 21.  $\pm$ Overdrive Recovery,  $V_S = \pm 5$  V,  $V_{IN} = 2$  V Step

REV. A -7-

# **AD8005-Typical Characteristics**




Figure 22. Test Circuit; G=+2;  $R_F=R_G=3.01~k\Omega$  for N Package;  $R_F=R_G=2.49~k\Omega$  for R and RT Packages




Figure 25. Test Circuit; G=-1,  $R_F=R_G=1.5~k\Omega$  for N, R and RT Packages




Figure 23. 200 mV Step Response; G = +2,  $V_S = \pm 2.5$  V or  $\pm 5$  V




Figure 26. 200 mV Step Response; G = -1,  $V_S = \pm 2.5 \text{ V}$  or  $\pm 5 \text{ V}$ 




Figure 24. Step Response; G = +2,  $V_S = \pm 5$  V




Figure 27. Step Response; G = -1,  $V_S = \pm 5 \text{ V}$ 

-8- REV. A

#### **APPLICATIONS**

### **Driving Capacitive Loads**

Capacitive loads interact with an op amp's output impedance to create an extra delay in the feedback path. This reduces circuit stability, and can cause unwanted ringing and oscillation. A given value of capacitance causes much less ringing when the amplifier is used with a higher noise gain.

The capacitive load drive of the AD8005 can be increased by adding a low valued resistor in series with the capacitive load. Introducing a series resistor tends to isolate the capacitive load from the feedback loop thereby diminishing its influence. Figure 29 shows the effects of a series resistor on capacitive drive for varying voltage gains. As the closed-loop gain is increased, the larger phase margin allows for larger capacitive loads with less overshoot. Adding a series resistor at lower closed-loop gains accomplishes the same effect. For large capacitive loads, the frequency response of the amplifier will be dominated by the roll-off of the series resistor and capacitive load.




Figure 28. Driving Capacitive Loads




Figure 29. Capacitive Load Drive vs. Closed-Loop Gain

### Single-Supply Level Shifter

In addition to providing buffering, many systems require that an op amp provide level shifting. A common example is the level shifting that is required to move a bipolar signal into the unipolar range of many modern analog-to-digital converters (ADCs). In general, single supply ADCs have input ranges that are referenced neither to ground nor supply. Instead the reference level is some point in between, usually halfway between ground and supply (+2.5 V for a single supply 5 V ADC). Because high-speed ADCs typically have input voltage ranges of 1 V to 2 V, the op amp driving it must be single supply but not necessarily rail-to-rail.




Figure 30. Bipolar to Unipolar Level Shifter

Figure 30 shows a level shifter circuit that can move a bipolar signal into a unipolar range. A positive reference voltage, derived from the +5 V supply, sets a bias level of +1.25 V at the noninverting terminal of the op amp. In ac applications, the accuracy of this voltage level is not important. Noise is however a serious consideration. A 0.1  $\mu$ F capacitor provides useful decoupling of this noise.

The bias level on the noninverting terminal sets the input commonmode voltage to +1.25 V. Because the output will always be positive, the op amp may therefore be powered with a single +5 V power supply.

The overall gain function is given by the equation:

$$V_{OUT} = -\left(\frac{R2}{R1}\right)V_{IN} + \left(\frac{R4}{R3 + R4}\right)\left(1 + \frac{R2}{R1}\right)V_{REF}$$

In the above example, the equation simplifies to

$$V_{OUT} = -V_{IN} + 2.5 V$$

REV. A \_9\_

### Single-Ended-to-Differential Conversion

Many single supply ADCs have differential inputs. In such cases, the ideal common-mode operating point is usually halfway between supply and ground. Figure 31 shows how to convert a single-ended bipolar signal into a differential signal with a common-mode level of 2.5 V.




Figure 31. Single-Ended-to-Differential Converter

Amp 1 has its +input driven with the ac-coupled input signal while the +input of Amp 2 is connected to a bias level of +2.5 V. Thus the –input of Amp 2 is driven to virtual +2.5 V by its output. Therefore, Amp 1 is configured for a noninverting gain of five,  $(1 + R_{F1}/R_G)$ , because RG is connected to the virtual +2.5 V of Amp 2's –input.

When the +input of Amp 1 is driven with a signal, the same signal appears at the –input of Amp 1. This signal serves as an input to Amp 2 configured for a gain of –5, ( $-R_{\rm F2}/R_{\rm G}$ ). Thus the two outputs move in opposite directions with the same gain and create a balanced differential signal.

This circuit can be simplified to create a bipolar in/bipolar out single-ended to differential converter. Obviously, a single supply is no longer adequate and the  $-V_S$  pins must now be powered with -5 V. The +input to Amp 2 is tied to ground. The ac coupling on the +input of Amp 1 is removed and the signal can be fed directly into Amp 1.

### **Layout Considerations**

In order to achieve the specified high-speed performance of the AD8005 you must be attentive to board layout and component selection. Proper  $R_{\rm F}$  design techniques and selection of components with low parasitics are necessary.

The PCB should have a ground plane that covers all unused portions of the component side of the board. This will provide a low impedance path for signals flowing to ground. The ground plane should be removed from the area under and around the chip (leave about 2 mm between the pin contacts and the ground plane). This helps to reduce stray capacitance. If both signal tracks and the ground plane are on the same side of the PCB, also leave a 2 mm gap between ground plane and track.




Figure 32. Inverting and Noninverting Configurations

Chip capacitors have low parasitic resistance and inductance and are suitable for supply bypassing (see Figure 32). Make sure that one end of the capacitor is within 1/8 inch of each power pin with the other end connected to the ground plane. An additional large (0.47  $\mu F{-}10~\mu F)$  tantalum electrolytic capacitor should also be connected in parallel. This capacitor supplies current for fast, large signal changes at the output. It must not necessarily be as close to the power pin as the smaller capacitor.

Locate the feedback resistor close to the inverting input pin in order to keep the stray capacitance at this node to a minimum. Capacitance variations of less than 1.5 pF at the inverting input will significantly affect high-speed performance.

Use stripline design techniques for long signal traces (i.e., greater than about 1 inch). Striplines should have a characteristic impedance of either 50  $\Omega$  or 75  $\Omega$ . For the Stripline to be effective, correct termination at both ends of the line is necessary.

Table I. Typical Bandwidth vs. Gain Setting Resistors

Gain	$R_{\mathrm{F}}$	$R_G$	$\mathbf{R}_{\mathbf{T}}$	Small Signal -3 dB BW (MHz), $V_S = \pm 5 V$
-1	1.49 kΩ	1.49 kΩ	52.3	120 MHz
-10	1 kΩ	100 Ω	100 Ω	60 MHz
+1	2.49 kΩ	∞	49.9 Ω	270 MHz
+2	2.49 kΩ	2.49 kΩ	49.9 Ω	170 MHz
+10	499 Ω	56.2 Ω	49.9 Ω	40 MHz

### **Increasing Feedback Resistors**

Unlike conventional voltage feedback op amps, the choice of feedback resistor has a direct impact on the closed-loop bandwidth and stability of a current feedback op amp circuit. Reducing the resistance below the recommended value makes the amplifier more unstable. Increasing the size of the feedback resistor reduces the closed-loop bandwidth.




Figure 33. Saving Power by Increasing Feedback Resistor Network


In power-critical applications where some bandwidth can be sacrificed, increasing the size of the feedback resistor will yield significant power savings. A good example of this is the gain of +10 case. Operating from a bipolar supply ( $\pm 5$  V), the quiescent current is 475  $\mu A$  (excluding the feedback network). The recommended feedback and gain resistors are 499  $\Omega$  and 56.2  $\Omega$  respectively. In order to drive an rms output voltage of 2 V, the output must deliver a current of 3.6 mA to the feedback network. Increasing the size of the resistor network by a factor of 10 as shown in Figure 33 will reduce this current to 360  $\mu A$ . The closed loop bandwidth will however decrease to 20 MHz.

REV. A -11-


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

### 8-Lead Plastic DIP (N-8)



# 8-Lead Plastic SOIC (SO-8)



### 5-Lead Plastic SOT-23 (RT-5)

