+3 V, Parallel Input Micropower 10 - and 12-Bit DACs

## AD7392/AD7393

## FEATURES

Micropower: $100 \mu \mathrm{~A}$
$0.1 \mu \mathrm{~A}$ Typical Power Shutdown
Single-Supply $\mathbf{+ 2 . 7} \mathrm{V}$ to +5.5 V Operation
Compact 1.1 mm Height TSSOP-20 Package
AD7392/12-Bit Resolution
AD7393/10-Bit Resolution
0.9 LSB Differential Nonlinearity Error

## APPLICATIONS

Automotive 0.5 V to 4.5 V Output Span Voltage
Portable Communications
Digitally Controlled Calibration
PC Peripherals

## FUNCTIONAL BLOCK DIAGRAM



Additionally, an asynchronous $\overline{\mathrm{RS}}$ input sets the output to zero scale at power on or upon user demand.

Both parts are offered in the same pinout to allow users to select the amount of resolution appropriate for their applications without circuit card changes.

The AD7392/AD7393 are specified for operation over the extended industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ temperature range. The AD7393AR is specified for the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ automotive temperature range. AD7392/AD7393s are available in plastic DIP, and 20-lead SOIC packages. The AD7393ARU is available for ultracompact applications in a thin 1.1 mm height TSSOP-20 package.

For serial data input, 8-lead packaged versions, see the AD7390 and AD7391 products.


Figure 2. AD7393 Differential Nonlinearity Error vs. Code

REV. A

[^0]One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700

World Wide Web Site: http://www.analog.com Fax: 781/326-8703
© Analog Devices, Inc., 1999

AD7392/AD7393-SPECIFICATIONS


| Parameter | Symbol | Conditions | $3 \mathrm{~V} \pm 10 \%$ | $5 \mathrm{~V} \pm 10 \%$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> Resolution ${ }^{1}$ <br> Relative Accuracy ${ }^{2}$ <br> Differential Nonlinearity ${ }^{2}$ <br> Zero-Scale Error <br> Full-Scale Voltage Error <br> Full-Scale Tempco ${ }^{3}$ | $\begin{aligned} & \mathrm{N} \\ & \mathrm{INL} \\ & \mathrm{DNL} \\ & \mathrm{~V}_{\mathrm{ZSE}} \\ & \mathrm{~V}_{\mathrm{FSE}} \\ & \mathrm{TCV}_{\mathrm{FS}} \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C},+85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \text { Monotonic } \\ & \text { Monotonic } \\ & \text { Data }=000_{\mathrm{H}}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C} \\ & \text { Data }=000_{\mathrm{H}}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}, \text { Data }^{2}=\mathrm{FFF}_{\mathrm{H}} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}, \text { Data }=\mathrm{FFF}_{\mathrm{H}} \end{aligned}$ | $\begin{aligned} & 12 \\ & \pm 1.8 \\ & \pm 3 \\ & \pm 0.9 \\ & \pm 1 \\ & 4.0 \\ & 8.0 \\ & \pm 8 \\ & \pm 20 \\ & 28 \end{aligned}$ | $\begin{aligned} & 12 \\ & \pm 1.8 \\ & \pm 3 \\ & \pm 0.9 \\ & \pm 1 \\ & 4.0 \\ & 8.0 \\ & \pm 8 \\ & \pm 20 \\ & 28 \end{aligned}$ | Bits LSB max LSB max LSB max LSB max mV max mV max $m V \max$ $m V$ max ppm $/{ }^{\circ} \mathrm{C}$ typ |
| REFERENCE INPUT <br> $V_{\text {Refin }}$ Range Input Resistance Input Capacitance ${ }^{3}$ | $\mathrm{V}_{\text {REF }}$ <br> $\mathrm{R}_{\text {REF }}$ <br> $\mathrm{C}_{\text {REF }}$ |  | $\begin{aligned} & 0 / \mathrm{V}_{\mathrm{DD}} \\ & 2.5 \\ & 5 \end{aligned}$ | $\begin{aligned} & 0 / \mathrm{V}_{\mathrm{DD}} \\ & 2.5 \\ & 5 \end{aligned}$ | V min/max <br> $\mathrm{M} \Omega \operatorname{typ}^{4}$ <br> pF typ |
| ANALOG OUTPUT <br> Current (Source) <br> Output Current (Sink) Capacitive Load ${ }^{3}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}} \\ & \mathrm{I}_{\text {OUT }} \\ & \mathrm{C}_{\mathrm{L}} \end{aligned}$ | $\begin{aligned} & \text { Data }=800_{\mathrm{H}}, \Delta \mathrm{~V}_{\text {OUT }}=5 \mathrm{LSB} \\ & \text { Data }=800_{\mathrm{H}}, \Delta \mathrm{~V}_{\text {OUT }}=5 \mathrm{LSB} \\ & \text { No Oscillation } \end{aligned}$ | $\begin{aligned} & 1 \\ & 3 \\ & 100 \end{aligned}$ | $\begin{aligned} & 1 \\ & 3 \\ & 100 \end{aligned}$ | mA typ <br> mA typ <br> pF typ |
| LOGIC INPUTS <br> Logic Input Low Voltage Logic Input High Voltage Input Leakage Current Input Capacitance ${ }^{3}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{C}_{\mathrm{IL}} \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & \mathrm{~V}_{\mathrm{DD}}-0.6 \\ & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & \mathrm{~V}_{\mathrm{DD}}-0.6 \\ & 10 \\ & 10 \end{aligned}$ | V max <br> V min $\mu \mathrm{A}$ max pF max |
| INTERFACE TIMING ${ }^{3,5}$ Chip Select Write Width Data Setup Data Hold Reset Pulsewidth | $\mathrm{t}_{\mathrm{CS}}$ <br> $\mathrm{t}_{\mathrm{DS}}$ <br> $t_{\text {DH }}$ <br> $\mathrm{t}_{\mathrm{RS}}$ |  | $\begin{aligned} & 45 \\ & 30 \\ & 20 \\ & 40 \end{aligned}$ | $\begin{aligned} & 45 \\ & 15 \\ & 5 \\ & 30 \end{aligned}$ | ns min ns min ns min ns min |
| AC CHARACTERISTICS <br> Output Slew Rate Settling Time ${ }^{6}$ Shutdown Recovery Time DAC Glitch Digital Feedthrough Feedthrough |  | Data $=000_{\mathrm{H}}$ to $\mathrm{FFF}_{\mathrm{H}}$ to $000_{\mathrm{H}}$ To $\pm 0.1 \%$ of Full Scale <br> Code $7 \mathrm{FF}_{\mathrm{H}}$ to $800_{\mathrm{H}}$ to $7 \mathrm{FF}_{\mathrm{H}}$ $\begin{aligned} & \mathrm{V}_{\mathrm{REF}}=1.5 \mathrm{~V} \mathrm{dc}+1 \mathrm{~V} \mathrm{p}-\mathrm{p}, \\ & \text { Data }=000_{\mathrm{H}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 70 \\ & 65 \\ & 15 \\ & \\ & -63 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 60 \\ & 80 \\ & 65 \\ & 15 \\ & \\ & -63 \end{aligned}$ | V/ $\mu \mathrm{s}$ typ $\mu \mathrm{styp}$ $\mu \mathrm{styp}$ nV/s typ nV/s typ dB typ |
| SUPPLY CHARACTERISTICS <br> Power Supply Range Positive Supply Current Shutdown Supply Current Power Dissipation Power Supply Sensitivity | $V_{\text {DD Range }}$ <br> $\mathrm{I}_{\mathrm{DD}}$ <br> I ${ }_{\text {DD_SD }}$ <br> $\mathrm{P}_{\text {DISS }}$ <br> PSS | $\begin{aligned} & \mathrm{DNL}< \pm 1 \mathrm{LSB} \\ & \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}, \text { No Load } \\ & \mathrm{SHDN}=0, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}, \text { No Load } \\ & \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \text { No Load } \\ & \Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \% \end{aligned}$ | $\begin{aligned} & 2.7 / 5.5 \\ & 55 / 100 \\ & 0.1 / 1.5 \\ & 300 \\ & 0.006 \end{aligned}$ | $\begin{aligned} & 2.7 / 5.5 \\ & 55 / 100 \\ & 0.1 / 1.5 \\ & 500 \\ & 0.006 \end{aligned}$ | V min/max $\mu \mathrm{A}$ typ/max $\mu \mathrm{A}$ typ/max $\mu \mathrm{W}$ max \%/\% max |

## NOTES

${ }^{1}$ One LSB $=\mathrm{V}_{\text {REF }} / 4096 \mathrm{~V}$ for the 12-bit AD7392.
${ }^{2}$ The first two codes $\left(000_{\mathrm{H}}, 001_{\mathrm{H}}\right)$ are excluded from the linearity error measurement.
${ }^{3}$ These parameters are guaranteed by design and not subject to production testing.
${ }^{4}$ Typicals represent average readings measured at $+25^{\circ} \mathrm{C}$.
${ }^{5}$ All input control signals are specified with $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2 \mathrm{~ns}(10 \%$ to $90 \%$ of 13 V$)$ and timed from a voltage level of 1.6 V .
${ }^{6}$ The settling time specification does not apply for negative going transitions within the last 3 LSBs of ground.
Specifications subject to change without notice.

## AD7393 ELECTRICAL CHARACTERISTICS ( $@ V_{\text {REF IN }}=2.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$, unless otherwise noted)

| Parameter | Symbol | Conditions | $3 \mathrm{~V} \pm 10 \%$ | $5 \mathrm{~V} \pm 10 \%$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> Resolution ${ }^{1}$ Relative Accuracy ${ }^{2}$ <br> Differential Nonlinearity ${ }^{2}$ Zero-Scale Error Full-Scale Voltage Error <br> Full-Scale Tempco ${ }^{3}$ | N INL <br> DNL <br> $\mathrm{V}_{\text {ZSE }}$ <br> $\mathrm{V}_{\mathrm{FSE}}$ <br> $\mathrm{TCV}_{\mathrm{FS}}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C},+85^{\circ} \mathrm{C},+125^{\circ} \mathrm{C} \\ & \text { Monotonic } \\ & \text { Data }=000_{\mathrm{H}} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}, \\ & \text { Data }=3 \mathrm{FF}_{\mathrm{H}} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}, \text { Data }=3 \mathrm{FF}_{\mathrm{H}} \end{aligned}$ | $\begin{aligned} & 10 \\ & \pm 1.75 \\ & \pm 2.0 \\ & \pm 0.8 \\ & 9.0 \\ & \pm 32 \\ & \\ & \pm 42 \\ & 28 \end{aligned}$ | $\begin{aligned} & 10 \\ & \pm 1.75 \\ & \pm 2.0 \\ & \pm 0.8 \\ & 9.0 \\ & \pm 32 \\ & \pm 42 \\ & 28 \end{aligned}$ | Bits <br> LSB max <br> LSB max <br> LSB max <br> mV max <br> $m V$ max <br> $m V$ max <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ |
| REFERENCE INPUT <br> $V_{\text {Ref in }}$ Range <br> Input Resistance Input Capacitance ${ }^{3}$ | $\mathrm{V}_{\text {REF }}$ <br> $\mathrm{R}_{\text {REF }}$ <br> $\mathrm{C}_{\text {REF }}$ |  | $\begin{aligned} & 0 / \mathrm{V}_{\mathrm{DD}} \\ & 2.5 \\ & 5 \end{aligned}$ | $\begin{aligned} & 0 / \mathrm{V}_{\mathrm{DD}} \\ & 2.5 \\ & 5 \end{aligned}$ | V min/max $\mathrm{M} \Omega \operatorname{typ}^{4}$ pF typ |
| ANALOG OUTPUT <br> Output Current (Source) <br> Output Current (Sink) Capacitive Load ${ }^{3}$ | I <br> $\mathrm{I}_{\text {OUT }}$ <br> $\mathrm{C}_{\mathrm{L}}$ | Data $=200_{\mathrm{H}}, \Delta \mathrm{V}_{\text {OUT }}=5$ LSB <br> Data $=200_{\mathrm{H}}, \Delta \mathrm{V}_{\text {OUT }}=5 \mathrm{LSB}$ <br> No Oscillation | $\begin{aligned} & 1 \\ & 3 \\ & 100 \end{aligned}$ | $\begin{array}{\|l} 1 \\ 3 \\ 100 \end{array}$ | mA typ mA typ pF typ |
| LOGIC INPUTS <br> Logic Input Low Voltage Logic Input High Voltage Input Leakage Current Input Capacitance ${ }^{3}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{C}_{\mathrm{IL}} \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & \mathrm{~V}_{\mathrm{DD}}-0.6 \\ & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & \mathrm{~V}_{\mathrm{DD}}-0.6 \\ & 10 \\ & 10 \end{aligned}$ | V max <br> V min <br> $\mu \mathrm{A}$ max <br> pF max |
| INTERFACE TIMING ${ }^{3,5}$ <br> Chip Select Write Width <br> Data Setup <br> Data Hold <br> Reset Pulsewidth | $\begin{aligned} & \mathrm{t}_{\mathrm{CS}} \\ & \mathrm{t}_{\mathrm{DS}} \\ & \mathrm{t}_{\mathrm{DH}} \\ & \mathrm{t}_{\mathrm{RS}} \end{aligned}$ |  | $\begin{aligned} & 45 \\ & 30 \\ & 20 \\ & 40 \end{aligned}$ | $\begin{aligned} & 45 \\ & 15 \\ & 5 \\ & 30 \end{aligned}$ | ns <br> ns <br> ns <br> ns |
| AC CHARACTERISTICS <br> Output Slew Rate Settling Time ${ }^{6}$ Shutdown Recovery Time DAC Glitch Digital Feedthrough Feedthrough | SR <br> $\mathrm{t}_{\mathrm{S}}$ <br> $\mathrm{t}_{\mathrm{SDR}}$ <br> Q <br> Q <br> $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {REF }}$ | Data $=000_{\mathrm{H}}$ to $3 \mathrm{FF}_{\mathrm{H}}$ to $000_{\mathrm{H}}$ To $\pm 0.1 \%$ of Full Scale <br> Code $7 \mathrm{FF}_{\mathrm{H}}$ to $800_{\mathrm{H}}$ to $7 \mathrm{FF}_{\mathrm{H}}$ $\begin{aligned} & \mathrm{V}_{\mathrm{REF}}=1.5 \mathrm{~V} \mathrm{dc}+1 \mathrm{~V} \mathrm{p}-\mathrm{p}, \\ & \text { Data }=000_{\mathrm{H}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 70 \\ & 65 \\ & 15 \\ & -63 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 60 \\ & 80 \\ & 65 \\ & 15 \\ & \\ & -63 \end{aligned}$ | V/ $\mu \mathrm{s}$ typ us typ $\mu \mathrm{styp}$ nV/s typ nV/s typ dB typ |
| SUPPLY CHARACTERISTICS <br> Power Supply Range Positive Supply Current <br> Shutdown Supply Current <br> Power Dissipation Power Supply Sensitivity | $V_{\text {DD RANGE }}$ <br> $\mathrm{I}_{\mathrm{DD}}$ <br> $\mathrm{I}_{\mathrm{DD} \text { _SD }}$ <br> $\mathrm{P}_{\text {DISS }}$ <br> PSS | $\begin{aligned} & \mathrm{DNL}< \pm 1 \mathrm{LSB} \\ & \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}, \text { No Load, } \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}, \text { No Load } \\ & \text { SHDN }=0, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}, \text { No Load } \\ & \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \text { No Load } \\ & \Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \% \end{aligned}$ | $\begin{aligned} & 2.7 / 5.5 \\ & 55 \\ & 100 \\ & 0.1 / 1.5 \\ & 300 \\ & 0.006 \end{aligned}$ | $\begin{array}{\|l} 2.7 / 5.5 \\ 55 \\ 100 \\ 0.1 / 1.5 \\ 500 \\ 0.006 \end{array}$ | V min/max $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max $\mu \mathrm{A}$ typ/max $\mu \mathrm{W}$ max \%/\% max |

[^1]ABSOLUTE MAXIMUM RATINGS*

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Figure 3. Timing Diagram


Figure 4. Digital Control Logic

## PIN CONFIGURATIONS



PIN DESCRIPTION

| \# | Name | Function |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{DD}}$ | Positive Power Supply Input. Specified range of operation +2.7 V to +5.5 V . |
| 2 | $\overline{\text { SHDN }}$ | Power Shutdown active low input. DAC register contents are saved as long as power stays on the $\mathrm{V}_{\mathrm{DD}}$ pin. When $\overline{\mathrm{SHDN}}=0, \overline{\mathrm{CS}}$ strobes will write new data into the DAC register. |
| 3 | $\overline{\mathrm{CS}}$ | Chip Select latch enable, active low. |
| 4 | $\overline{\mathrm{RS}}$ | Resets DAC register to zero condition. Asynchronous active low input. |
| 5, 6 | NC | No connect Pins 5 and 6 on the AD7393. |
| 17 | DGND | Digital Ground. |
| 18 | AGND | Analog Ground. |
| 19 | $\mathrm{V}_{\text {OUT }}$ | DAC Voltage Output. |
| 20 | $\mathrm{V}_{\text {REFIN }}$ | DAC Reference Input Pin. Establishes DAC full-scale voltage. |
|  | D0-D11 | 12 parallel input data bits. D11 = MSB Pin 16, D0 = LSB Pin 5, AD7392. |
|  | D0-D9 | 10 parallel input data bits. D9 = MSB. Pin 16, D0 = LSB Pin 7, AD7393. |

ORDERING GUIDE

| Model | Res <br> (LSB) | Temp | Package <br> Description | Package <br> Option |
| :--- | :--- | :--- | :--- | :--- |
| AD7392AN | 12 | XIND | 20-Lead P-DIP | N-20 |
| AD7392AR | 12 | XIND | 20-Lead SOIC | R-20 |
| AD7393AN | 10 | XIND | 20-Lead P-DIP | N-20 |
| AD7393AR | 10 | AUTO | 20-Lead SOIC | R-20 |
| AD7393ARU | 10 | XIND | TSSOP-20 | RU-20 |
| NOTES |  |  |  |  |
| XIND $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; AUTO $=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. |  |  |  |  |
| The AD7392 contains 709 transistors. The die size measures 78 mil $\times 85$ mil = |  |  |  |  |
| 6630 sq. mil. |  |  |  |  |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7392/AD7393 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## Typical Performance Characteristics-AD7392/AD7393



Figure 5. AD7392 Integral Nonlinearity Error vs. Code


Figure 8. AD7393 Total Unadjusted Error Histogram


Figure 11. Supply Current vs. Logic Input Voltage


Figure 6. AD7393 Integral Nonlinearity Error vs. Code


Figure 9. AD7393 Full-Scale Output Tempco Histogram


Figure 12. Logic Threshold vs. Supply Voltage


Figure 7. AD7392 Total Unadjusted Error Histogram


Figure 10. Voltage Noise Density vs. Frequency


Figure 13. Supply Current vs. Temperature


Figure 14. Supply Current vs. Clock Frequency


Figure 17. Midscale Transition Performance


Figure 20. Reference Multiplying Bandwidth


Figure 15. Power Supply Rejection vs. Frequency


Figure 18. Digital Feedthrough


Figure 21. INL Error vs. Reference Voltage


Figure 16. I Iout at Zero Scale vs. Vout


TIME-100 $\mathrm{\mu s} / \mathrm{DIV}$
Figure 19. Large Signal Settling Time


Figure 22. Long-Term Drift Accelerated by Burn-in


Figure 23. Shutdown Recovery Time


Figure 24. Shutdown Current vs. Temperature

Table I. Control Logic Truth Table

| $\overline{\overline{\mathbf{C S}}}$ | $\overline{\mathbf{R S}}$ | DAC Register Function |
| :--- | :--- | :--- |
| H | H | Latched |
| L | H | Transparent |
| $\uparrow$ | H | Latched with New Data |
| X | L | Loaded with All Zeros |
| H | $\uparrow$ | Latched all Zeros |
| NOTE |  |  |
| $\uparrow$ Positive logic transition; X Don't Care. |  |  |

## OPERATION

The AD7392 and AD7393 comprise a set of pin compatible, 12-bit/10-bit digital-to-analog converters. These single-supply operation devices consume less than 100 microamps of current while operating from power supplies in the +2.7 V to +5.5 V range making them ideal for battery operated applications. They contain a voltage-switched, 12-bit/10-bit, laser-trimmed digital-to-analog converter, rail-to-rail output op amps, and a parallelinput DAC register. The external reference input has constant input resistance independent of the digital code setting of the DAC. In addition, the reference input can be tied to the same supply voltage as $\mathrm{V}_{\mathrm{DD}}$, resulting in a maximum output voltage span of 0 to $V_{D D}$. The parallel data interface consists of 12 data bits, DB0-DB11, for the AD7392; 10 data bits, DB0-DB9, for the AD7393; and a $\overline{\mathrm{CS}}$ write strobe. $\mathrm{A} \overline{\mathrm{RS}}$ pin is available to reset the DAC register to zero scale. This function is useful for power-on reset or system failure recovery to a known state. Additional power savings are accomplished by activating the $\overline{\text { SHDN }}$ pin, resulting in a $1.5 \mu \mathrm{~A}$ maximum consumption sleep mode. As long as the supply voltage remains, data will be retained in the DAC register to reset the DAC output when the part is taken out of shutdown $(\overline{\mathrm{SHDN}}=1)$.

## D/A CONVERTER SECTION

The voltage switched R-2R DAC generates an output voltage dependent on the external reference voltage connected to the REF pin according to the following equation:

$$
V_{O U T}=V_{R E F} \times \frac{D}{2^{N}}
$$

Equation 1
where $D$ is the decimal data word loaded into the DAC register, and $N$ is the number of bits of DAC resolution. In the case of the 10 -bit AD7393 using a 2.5 V reference, Equation 1 simplifies to:

$$
V_{\text {OUT }}=2.5 \times \frac{D}{1024}
$$

Equation 2
Using Equation 2, the nominal midscale voltage at $\mathrm{V}_{\text {OUT }}$ is 1.25 V for $D=512$; full-scale voltage is 2.497 volts. The LSB step size is $=2.5 \times 1 / 1024=0.0024$ volts .
For the 12 -bit AD7392 operating from a 5.0 V reference Equation 1 becomes:

$$
\begin{equation*}
V_{O U T}=V_{R E F} \times \frac{D}{2^{N}} \tag{Equation 3}
\end{equation*}
$$

Using Equation 3, the AD7392 provides a nominal midscale voltage of 2.50 V for $\mathrm{D}=2048$, and a full-scale output of 4.998 volts. The LSB step size is $=5.0 \times 1 / 4096=0.0012$ volts.

## AD7392/AD7393

## AMPLIFIER SECTION

The internal DAC's output is buffered by a low power consumption precision amplifier. The op amp has a $60 \mu$ s typical settling time to $0.1 \%$ of full scale. There are slight differences in settling time for negative slewing signals versus positive. Also, negative transition settling-time to within the last 6 LSBs of zero volts has an extended settling time. The rail-to-rail output stage of this amplifier has been designed to provide precision performance while operating near either power supply. Figure 25 shows an equivalent output schematic of the rail-to-railamplifier with its N-channel pull-down FETs that will pull an output load directly to GND. The output sourcing current is provided by a P-channel pull-up device that can source current to GND terminated loads.


Figure 25. Equivalent Analog Output Circuit
The rail-to-rail output stage provides $\pm 1 \mathrm{~mA}$ of output current. The N-channel output pull-down MOSFET, shown in Figure 25 , has a $35 \Omega$ ON resistance that sets the sink current capability near ground. In addition to resistive load driving capability, the amplifier also has been carefully designed and characterized for up to 100 pF capacitive load driving capability.

## REFERENCE INPUT

The reference input terminal has a constant input resistance independent of digital code, which results in reduced glitches on the external reference voltage source. The high $2.5 \mathrm{M} \Omega$ input-resistance minimizes power dissipation within the AD7392/AD7393 D/A converters. The V ${ }_{\text {REF }}$ input accepts input voltages ranging from ground to the positive-supply voltage $\mathrm{V}_{\mathrm{DD}}$. One of the simplest applications that saves an external reference voltage source is connection of the REF terminal to the positive $\mathrm{V}_{\mathrm{DD}}$ supply. This connection results in a rail-to-rail voltage output span maximizing the programmed range. The reference input will accept ac signals as long as they are kept within the supply voltage range, $0<\mathrm{V}_{\mathrm{REF} \text { IN }}<\mathrm{V}_{\mathrm{DD}}$. The reference bandwidth and integral nonlinearity error performance are plotted in the typical performance section (see Figures 20 and 21). The ratiometric reference feature makes the AD7392/ AD7393 an ideal companion to ratiometric analog-to-digital converters such as the AD7896.

## POWER SUPPLY

The very low power consumption of the AD7392/AD7393 is a direct result of a circuit design optimizing the use of a CBCMOS process. By using the low power characteristics of CMOS for the logic and the low noise, tight-matching of the complementary bipolar transistors, excellent analog accuracy is achieved. One advantage of the rail-to-rail output amplifiers used in the AD7392/AD7393 is the wide range of usable supply voltage. The part is fully specified and tested for operation from +2.7 V to +5.5 V .

## POWER SUPPLY BYPASSING AND GROUNDING

Precision analog products, such as the AD7392/AD7393, require a well filtered power source. Since the AD7392/AD7393 operate from a single +3 V to +5 V supply, it seems convenient to simply tap into the digital logic power supply. Unfortunately, the logic supply is often a switch-mode design, which generates noise in the 20 kHz to 1 MHz range. In addition, fast logic gates can generate glitches of hundreds of millivolts in amplitude due to wiring resistance and inductance. The power supply noise generated as a result means that special care must be taken to assure that the inherent precision of the DAC is maintained. Good engineering judgment should be exercised when addressing the power supply grounding and bypassing of the AD7392.
The AD7392 should be powered directly from the system power supply. This arrangement, shown in Figure 26, employs an LC filter and separate power and ground connections to isolate the analog section from the logic switching transients.


Figure 26. Use Separate Traces to Reduce Power Supply Noise
Whether or not a separate power supply trace is available, generous supply bypassing will reduce supply line induced errors. Local supply bypassing, consisting of a $10 \mu \mathrm{~F}$ tantalum electrolytic in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor, is recommended in all applications (Figure 27).


Figure 27. Recommended Supply Bypassing for the AD7392/AD7393

## INPUT LOGIC LEVELS

All digital inputs are protected with a Zener-type ESD protection structure (Figure 28) that allows logic input voltages to exceed the $V_{D D}$ supply voltage. This feature can be useful if the user is driving one or more of the digital inputs with a 5 V CMOS logic input-voltage level while operating the AD7392/ AD7393 on a +3 V power supply. If this mode of interface is used, make sure that the $\mathrm{V}_{\mathrm{OL}}$ of the 5 V CMOS meets the $\mathrm{V}_{\mathrm{IL}}$ input requirement of the AD7392/AD7393 operating at 3 V . See Figure 12 for a graph for digital logic input threshold versus operating $\mathrm{V}_{\mathrm{DD}}$ supply voltage.


Figure 28. Equivalent Digital Input ESD Protection
In order to minimize power dissipation from input-logic levels that are near the $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ logic input voltage specifications, a Schmitt trigger design was used that minimizes the input-buffer current consumption compared to traditional CMOS input stages. Figure 11 shows a plot of incremental input voltage versus supply current, showing that negligible current consumption takes place when logic levels are in their quiescent state. The normal cross over current still occurs during logic transitions. A secondary advantage of this Schmitt trigger is the prevention of false triggers that would occur with slow moving logic transitions when a standard CMOS logic interface or optoisolators are used. The logic inputs DB11-DB0, $\overline{\mathrm{CS}}, \overline{\mathrm{RS}}, \overline{\mathrm{SHDN}}$ all contain the Schmitt trigger circuits.

## DIGITAL INTERFACE

The AD7392/AD7393 have a parallel data input. A functional block diagram of the digital section is shown in Figure 4, while Table I contains the truth table for the logic control inputs. The chip select $(\overline{\mathrm{CS}})$ pin controls loading of data from the data inputs on pins DB11-DB0. This active low input places the input register into a transparent state allowing the data inputs to directly change the DAC ladder values. When $\overline{\mathrm{CS}}$ returns to logic high within the data setup and hold time specifications, the new value of data in the input-register will be latched. See Truth Table for complete set of conditions.

## RESET (RS) PIN

Forcing the asynchronous $\overline{\mathrm{RS}}$ pin low will set the DAC register to all zeros and the DAC output voltage will be zero volts. The reset function is useful for setting the DAC outputs to zero at power-up or after a power supply interruption. Test systems and motor controllers are two of many applications that benefit from powering up to a known state. The external reset pulse can be generated by the microprocessor's power-on RESET signal, by an output from the microprocessor or by an external resistor and capacitor. RESET has a Schmitt trigger input which results in a clean reset function when using external resistor/capacitor generated pulses. See the Control-Logic Truth Table I.

## POWER SHUTDOWN (SHDN)

Maximum power savings can be achieved by using the power shutdown control function. This hardware activated feature is controlled by the active low input SHDN pin. This pin has a Schmitt trigger input that helps desensitize it to slowly changing inputs. By placing a logic low on this pin, the internal consumption of the AD7392 or AD7393 is reduced to nanoamp levels, guaranteed to $1.5 \mu \mathrm{~A}$ maximum over the operating temperature range. If power is present at all times on the $V_{D D}$ pin while in the shutdown mode, the internal DAC register will retain the last programmed data value. The digital interface is still active in shutdown, so that code changes can be made that will produce new DAC settings when the device is taken out of shutdown. This data will be used when the part is returned to the normal active state by placing the DAC back to its programmed voltage setting. Figure 23 shows a plot of shutdown recovery time with both $\mathrm{I}_{\mathrm{DD}}$ and $\mathrm{V}_{\text {OUT }}$ displayed. In the shutdown state the DAC output amplifier exhibits an open-circuit high resistance state. Any load connected will stabilize at its termination voltage. If the power shutdown feature is not needed, the user should tie the $\overline{\text { SHDN }}$ pin to the $\mathrm{V}_{\mathrm{DD}}$ voltage thereby disabling this function.

## UNIPOLAR OUTPUT OPERATION

This is the basic mode of operation for the AD7392. As shown in Figure 29, the AD7392 has been designed to drive loads as low as $5 \mathrm{k} \Omega$ in parallel with 100 pF . The code table for this operation is shown in Table II.


Figure 29. AD7392 Unipolar Output Operation
Table II. Unipolar Code Table

| Hexadecimal <br> Number <br> in DAC Register | Decimal <br> Number <br> in DAC Register | Output <br> Voltage (V) <br> $\mathbf{V}_{\text {REF }}=2.5$ |
| :--- | :--- | :--- |
| FFF | 4095 | 2.4994 |
| 801 | 2049 | 1.2506 |
| 800 | 2048 | 1.2500 |
| 7 FF | 2047 | 1.2494 |
| 000 | 0 | 0 |

The circuit can be configured with an external reference plus power supply or powered from a single dedicated regulator or reference depending on the application performance requirements.

## BIPOLAR OUTPUT OPERATION

Although the AD7393 has been designed for single-supply operation, the output can be easily configured for bipolar operation. A typical circuit is shown in Figure 30. This circuit uses a clean regulated +5 V supply for power, which also provides the circuit's reference voltage. Since the AD7393 output span swings from ground to very near +5 V , it is necessary to choose an external amplifier with a common-mode input voltage range that extends to its positive supply rail. The micropower consumption OP196 has been designed just for this purpose and results in only 50 microamps of maximum current consumption. Connection of the equal valued $470 \mathrm{k} \Omega$ resistors results in a differential amplifier mode of operation with a voltage gain of two, which produces a circuit output span of ten volts (that is, -5 V to +5 V ). As the DAC is programmed from zero-code $000_{\mathrm{H}}$ to
midscale $200_{\mathrm{H}}$ to full scale $3 \mathrm{FF}_{\mathrm{H}}$, the circuit output voltage $\mathrm{V}_{\mathrm{O}}$ is set at $-5 \mathrm{~V}, 0 \mathrm{~V}$ and +5 V (minus 1 LSB ). The output voltage $\mathrm{V}_{\mathrm{O}}$ is coded in offset binary according to Equation 4.

$$
V_{O}=\left[\frac{D}{512}-1\right] \times 5
$$

Equation 4
where $D$ is the decimal code loaded in the AD7393 DAC register. Note that the LSB step size is $10 / 1024=10 \mathrm{mV}$. This circuit has been optimized for micropower consumption including the $470 \mathrm{k} \Omega$ gain setting resistors, which should have low temperature coefficients to maintain accuracy and matching (preferably the same resistor material, such as metal film). If better stability is required, the power supply could be substituted with a precision reference voltage such as the low drop out REF195, which can easily supply the circuit's $162 \mu \mathrm{~A}$ of current, and still provide additional power for the load connected to $\mathrm{V}_{\mathrm{O}}$. The micropower REF 195 is guaranteed to source 10 mA output drive current, but only consumes $50 \mu \mathrm{~A}$ internally. If higher resolution is required, the AD 7392 can be used with the addition of two more bits of data inserted into the software coding, which would result in a 2.5 mV LSB step size. Table III shows examples of nominal output voltages $\mathrm{V}_{\mathrm{O}}$ provided by the Bipolar Operation circuit application.


DIGITAL INTERFACE CIRCUITRY OMITTED FOR CLARITY
Figure 30. Bipolar Output Operation
Table III. Bipolar Code Table

| Hexadecimal <br> Number <br> In DAC Register | Decimal <br> Number <br> in DAC Register | Analog <br> Output <br> Voltage (V) |
| :--- | :--- | :--- |
| 3 FF | 1023 | 4.9902 |
| 201 | 513 | 0.0097 |
| 200 | 512 | 0.0000 |
| 1 FF | 511 | -0.0097 |
| 000 | 0 | -5.0000 |

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

## 20-Lead Plastic DIP Package

 ( $\mathrm{N}-20$ )

20-Lead SOIC Package
(R-20)


20-Lead Thin Surface Mount TSSOP Package
(RU-20)



[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

[^1]:    NOTES
    ${ }^{1}$ One LSB $=\mathrm{V}_{\text {REF }} / 1024 \mathrm{~V}$ for the 10-bit AD7393.
    ${ }^{2}$ The first two codes $\left(000_{\mathrm{H}}, 001_{\mathrm{H}}\right)$ are excluded from the linearity error measurement.
    ${ }^{3}$ These parameters are guaranteed by design and not subject to production testing.
    ${ }^{4}$ Typicals represent average readings measured at $+25^{\circ} \mathrm{C}$.
    ${ }^{5}$ All input control signals are specified with $t_{R}=t_{F}=2 \mathrm{~ns}(10 \%$ to $90 \%$ of $+3 \mathrm{~V})$ and timed from a voltage level of 1.6 V .
    ${ }^{6}$ The settling time specification does not apply for negative going transitions within the last 3 LSBs of ground.
    Specifications subject to change without notice.

