

# 700 MHz, 5 mA 4-to-1 Video Multiplexer

AD8184

#### **FEATURES**

Single and Dual 2-to-1 Also Available (AD8180 and AD8182)
Fully Buffered Inputs and Outputs
Fast Channel Switching: 10 ns

**High Speed** 

> 700 MHz Bandwidth (-3 dB)

> 750 V/µs Slew Rate

Fast Settling Time of 15 ns to 0.1%

Excellent Video Specifications ( $R_L > 2 \ k\Omega$ )

Gain Flatness of 0.1 dB of 75 MHz

0.01% Differential Gain Error,  $R_L$  = 10  $k\Omega$ 

 $0.01^{\circ}$  Differential Phase Error,  $R_L$  = 10  $k\Omega$ 

Low Power: 4.4 mA Low Glitch: < 25 mV

Low All-Hostile Crosstalk of -95 dB @ 5 MHz High "OFF" Isolation of -115 dB @ 5 MHz

Low Cost

Fast Output Disable Feature for Connecting Multiple Devices

#### **APPLICATIONS**

Pin Compatible with HA4314\* and GX4314\* Video Switchers and Routers Pixel Switching for "Picture-In-Picture" Switching in LCD and Plasma Displays

#### PRODUCT DESCRIPTION

The AD8184 is a high speed 4-to-1 multiplexer. It offers -3 dB signal bandwidth of 700 MHz along with a slew rate of 750 V/ $\mu$ s. With 95 dB of crosstalk and 115 dB isolation, it is useful in many high speed applications. The differential gain and differential phase error of 0.01% and 0.01°, along with 0.1 dB flatness of 75 MHz, make AD8184 ideal for professional video multiplexing. It offers 10 ns switching time, making it an excellent choice for pixel switching (picture-in-picture) while consuming less than 4.5 mA on  $\pm$ 5 V supply voltage.

The AD8184 offers a high speed disable feature allowing the output to be put into a high impedance state. This allows multiple outputs to be connected together for cascading stages while the "OFF" channels do not load the output bus. It operates on voltage supplies of  $\pm 5~V$  and is offered in 14-lead PDIP and SOIC packages.

## FUNCTIONAL BLOCK DIAGRAM




Table I. Truth Table

ENABLE	A1	A0	OUTPUT		
0	0	0	IN0		
0	0	1	IN1		
0	1	0	IN2		
0	1	1	IN3		
1	X	X	High Z		




Figure 1. Small Signal Frequency Response

<sup>\*</sup>All trademarks are the property of their respective holders.

# AD8184—SPECIFICATIONS (@ $T_A = +25^{\circ}$ C, $V_S = \pm 5$ V, $R_L = 2$ k $\Omega$ unless otherwise noted)

Parameter	Conditions	Min	AD8184A Typ	Max	Units
SWITCHING CHARACTERISTICS Channel Switching Time <sup>1</sup> 50% Logic to 10% Output Settling 50% Logic to 90% Output Settling 50% Logic to 99.9% Output Settling ENABLE to Channel ON Time <sup>2</sup> 50% Logic to 90% Output Settling ENABLE to Channel OFF Time <sup>2</sup> 50% Logic to 90% Output Settling Channel Settling Transition (Clistal) <sup>3</sup>	Channel-to-Channel IN0 = +1 V, IN1 = -1 V  A0, A1 = 0 or 1 IN0 = +1 V, -1 V or IN1 = -1 V, +1 V A0, A1 = 0 or 1 IN1 = +1 V, -1 V or IN1 = -1 V, +1 V		5 10 15 12 22		ns ns ns
Channel Switching Transient (Glitch) <sup>3</sup> DIGITAL INPUTS Logic "1" Voltage Logic "0" Voltage Logic "1" Input Current Logic "0" Input Current	All Inputs Are Grounded  A0, A1 and ENABLE Inputs A0, A1 and ENABLE Inputs A0, A1, ENABLE = +4 V A0, A1, ENABLE = +0.4 V	2.0	±25 10 2	0.8 200 3	mV V V nA μA
DYNAMIC PERFORMANCE  -3 dB Bandwidth (Small Signal) <sup>4</sup> -3 dB Bandwidth (Large Signal)  0.1 dB Bandwidth <sup>4, 5</sup> Slew Rate  Settling Time to 0.1%  AD8184.	$AR \mid V_{IN} = 1 \text{ V rms}, R_L = 5 \text{ k}\Omega$	550 105 60 600	700 135 75 750 15		MHz MHz MHz V/μs ns
DISTORTION/NOISE PERFORMANCE Differential Gain Differential Phase	$f=3.58 \text{ MHz}, \text{ R}_{\text{L}}=2 \text{ k}\Omega$ $\text{R}_{\text{L}}=10 \text{ k}\Omega$ $f=3.58 \text{ MHz}, \text{ R}_{\text{L}}=2 \text{ k}\Omega$		0.2 0.01 0.2	0.02	% % Degrees
All Hostile Crosstalk <sup>6</sup> AD8184.	$R_{\rm L} = 10 \text{ k}\Omega$ AR $f = 5 \text{ MHz}$		0.01 -95	0.02	Degrees dB
OFF Isolation <sup>7</sup> AD8184. Voltage Noise Total Harmonic Distortion	$ \begin{array}{ll} f = 30 \text{ MHz} \\ f = 5 \text{ MHz}, \text{ R}_{L} = 30 \Omega \\ f = 30 \text{ MHz} \\ f_{C} = 10 \text{ MHz}, \text{ V}_{O} = 2 \text{ V p-p}, \text{ R}_{L} = 1 \text{ k}\Omega \end{array} $		-78 -115 4.5 -74		dB dB nV/√Hz dBc
DC/TRANSFER CHARACTERISTICS Voltage Gain <sup>8</sup> Input Offset Voltage	$V_{IN} = \pm 1 \text{ V}$ $T_{MIN} \text{ to } T_{MAX}$		0.982 2	8 15	V/V mV mV
Input Offset Voltage Drift Input Offset Voltage Matching Input Bias Current	Channel-to-Channel $T_{MIN}$ to $T_{MAX}$		5 0.6 2.5	3 7.5 9.5	μV/°C mV μA μA
Input Bias Current Drift INPUT CHARACTERISTICS Input Resistance Input Capacitance Input Voltage Range	Channel Enabled (R Package) Channel Disabled (R Package)	1.0	5 2.4 1.6 1.6 ±3.3		nA/°C MΩ pF pF V
OUTPUT CHARACTERISTICS Output Voltage Swing Short Circuit Current Output Resistance Output Capacitance	$V_{IN}=\pm 4~V,~R_L=2~k\Omega^9$ Enabled Disabled Disabled (R Package)	±3.15	±3.2 30 28 10 3.2	33	V mA Ω MΩ pF
POWER SUPPLY Operating Range Power Supply Rejection Ratio +PSRR -PSRR Quiescent Current	$+V_S = +4.5 \text{ V to } +5.5 \text{ V}, -V_S = -5 \text{ V} \\ -V_S = -4.5 \text{ V to } -5.5 \text{ V}, +V_S = +5 \text{ V} \\ \text{Enabled} \\ T_{MIN} \text{ to } T_{MAX} \\ \text{Disabled} \\ T_{MIN} \text{ to } T_{MAX}$	±4 54 51	57 54 4.4 2.1	±6 5.2 5.7 2.9 2.9	V dB dB mA mA mA
OPERATING TEMPERATURE RANGE	· MIN MAA	-40		+85	°C

-2-REV. 0

#### NOTES

ENABLE pin is grounded. IN0 and IN2 = +1 V dc, IN1 and IN3 = -1 V dc. A0 is driven with a 0 V to +5 V pulse, A1 is grounded. Measure transition time from 50% of the A0 input value (+2.5 V) and 10% (or 90%) of the total output voltage transition from IN0 channel voltage (+1 V) to IN1 (-1 V), or vice versa. All inputs are measured in a similar manner using A0 and A1 to select the channels.

 $^2\overline{ENABLE}$  pin is driven with 0 V to +5 V pulse (with 3 ns edges). The state of the A0 and A1 pins determines which input is activated (refer to Table I). Set IN0 and IN2 = +1 V dc, IN1 and IN3 = -1 V dc, and measure transition time from 50% of  $\overline{ENABLE}$  pulse (+2.5 V) to 90% of the total output voltage change. In Figure 4,  $\Delta t_{OFF}$  is the disable time,  $\Delta t_{ON}$  is the enable time.

 $^3$ All inputs are grounded. A0 input is driven with 0 V to +5 V pulse, A1 is grounded. The output is monitored. Speeding the edges of the A0 pulse increases the glitch magnitude due to coupling via the ground plane. Removing the A0 and A1 terminations will lower the glitch, as does increasing  $R_L$ .

<sup>4</sup>Decreasing  $R_L$  slightly lowers the bandwidth. Increasing  $C_L$  significantly lowers the bandwidth (see Figure 18).

<sup>5</sup>A resistor (R<sub>S</sub>) placed in series with the multiplexer inputs serves to optimize 0.1 dB flatness, but is not required (see Figure 19.)

<sup>6</sup>Select an input that is not being driven (i.e., Å0 and Å1 are logic 0, IN0 is selected); drive all other inputs with  $V_{IN} = 0.707$  V rms and monitor the output at f = 5 and 30 MHz.  $R_L = 2$  kΩ (see Figure 12).

 $^7$ Multiplexer is disabled (i.e.,  $\overline{\text{ENABLE}}$  = logic 1) and all inputs are driven simultaneously with V<sub>IN</sub> = 0.446 V rms. Output is monitored at f = 5 and 30 MHz. R<sub>L</sub> = 30 Ω to simultaneously multiplexer within a system (see Figure 13). In this mode the output impedance is very high (typ 10 MΩ), and the signal couples across the package; the load impedance determines the crosstalk.

 $^8$ Voltage gain decreases for lower values of  $R_L$ . The resistive divider formed by the multiplexers enables output resistance (28  $\Omega$ ) and  $R_L$  causes a gain that increases as  $R_L$ -decreases (i.e., the voltage gain is approximately 0.97 V/V [3% gain error] for  $R_L = 1$  kΩ).

<sup>9</sup>Larger values of R<sub>L</sub> provide wider output voltage swings, as well as better gain accuracy. See Note 8.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

NOTES

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>Specification is for device in free air: 14-pin plastic package:  $\theta_{JA} = 75$ °C/Watt 14-pin SOIC package:  $\theta_{JA} = 120$ °C/Watt, where  $P_D = (T_J - T_A)/\theta_{JA}$ .

#### **ORDERING GUIDE**

			Package
Model	Range	Description	Option
AD8184AN	-40°C to +85°C	14-Lead Plastic DIP	N-14
AD8184AR	-40°C to +85°C	14-Lead Narrow SOIC	R-14
AD8184AR-REEL			R-14
AD8184-EB	Evaluation Board	For AD8184R	

# MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8184 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately  $+150^{\circ}$ C. Exceeding this limit temporarily may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of  $+175^{\circ}$ C for an extended period can result in device failure.

While the AD8184 is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature ( $+150^{\circ}$ C) is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves shown in Figure 2.




Figure 2. Maximum Power Dissipation vs. Temperature

#### **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8184 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. 0 -3-

# AD8184-Typical Performance Curves




Figure 3 Channel Switching Characteristics




Figure 4. Enable and Disable Switching Characteristics




Figure 5. Channel Switching Transient (Glitch)




Figure 6. Small Signal Frequency Response




Figure 7. Gain Flatness vs. Frequency




Figure 8. Large Signal Frequency Response

-4- REV. 0




Figure 9. Small Signal Transient Response




Figure 10. Large Signal Transient Response




Figure 11. Differential Gain and Phase Error




Figure 12. All-Hostile Crosstalk vs. Frequency




Figure 13. "OFF" Isolation vs. Frequency




Figure 14. Voltage Noise vs. Frequency

REV. 0 \_5\_

# **AD8184–Typical Performance Curves**




Figure 15. Harmonic Distortion vs. Frequency




Figure 16. Output & Input Impedance vs. Frequency




Figure 17. Power Supply Rejection vs. Frequency




Figure 18. Frequency Response vs. Capacitive Load




Figure 19. Frequency Response vs. Input Series Resistance




Figure 20. Output Voltage vs. Input Voltage,  $R_L = 2 \text{ k}\Omega$ 

-6- REV. 0

#### THEORY OF OPERATION

The AD8184 video multiplexer is designed for fast switching (10 ns) and wide bandwidth (> 700 MHz). This performance is attained with low power dissipation (4.4 mA, enabled) through the use of proprietary circuit techniques and a dielectricallyisolated complementary bipolar process. This device has a fast disable function that allows the outputs of several muxes to be wired in parallel to form a larger mux with little degradation in switching time. The low disabled output capacitance (3.2 pF) helps to preserve the system bandwidth in larger matrices. Unlike earlier CMOS switches, the switched open-loop buffer architecture of the AD8184 provides a unidirectional signal path with minimal switching glitches and constant, low input capacitance. Since the input impedance of these muxes is nearly independent of the load impedance and the state of the mux, the frequency response of the ON channels in a large switch matrix is not affected by fanout.

Figure 21 shows a block diagram and simplified schematic of the AD8184, which contains four switched buffers (S0–S3) that share a common output. The decoder logic translates TTL-compatible logic inputs (A0, A1 and  $\overline{\text{ENABLE}}$ ) to internal, differential ECL levels for fast, low-glitch switching. The A0 (LSB) and A1 (MSB) control inputs constitute a two-bit binary word that determines which of the four buffers is enabled, unless the  $\overline{\text{ENABLE}}$  input is HIGH, in which case all buffers are disabled and the output is switched to a high impedance state.

Each open-loop buffer is implemented as a complementary emitter follower that provides high input impedance, symmetric slew rate and load drive, and high output-to-input isolation due to its  $\beta^2$  current gain. The selected buffer is biased ON by fast switched current sources that allow the buffer to turn on quickly. Dedicated flatness circuits, combined with the open-loop architecture of the AD8184, keep peaking low (typically  $<0.5\ dB)$  when driving high capacitive loads, without the need for external

series resistors at the input or output. If better flatness response is desired, an input series resistance  $(R_S)$  may be used (refer to Figure 19), although this will increase crosstalk. The dc gain of the AD8184 is almost independent of load for  $R_L>10~k\Omega.$  For heavier loads, the dc gain is approximately that of the voltage divider formed by the output impedance of the mux (typically 28  $\Omega$  and  $R_L).$ 

High speed disable clamp circuits (not shown) at the bases of Q3 and Q4 allow the buffers to turn off quickly and cleanly without dissipating much power once off. Moreover, these clamps shunt displacement currents flowing through the junction capacitances of Q1 and Q2 away from the bases of Q3 and Q4 and to ac ground through low impedances. The two-pole high-pass frequency response of the T switch formed by these clamps is a significant improvement over the one-pole high pass response of a simple series CMOS switch. As a result, board and package parasitics, especially stray capacitance between inputs and outputs, may limit the achievable crosstalk and off isolation.

#### LAYOUT CONSIDERATIONS:

Realizing the high speed performance attainable with the AD8184 requires careful attention to board layout and component selection. Proper RF design techniques and low parasitic component selection are mandatory.

Wire wrap boards, prototype boards and sockets are not recommended because of their high parasitic inductance and capacitance. Instead, surface-mount components should be directly soldered to a printed circuit board (PCB). The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance ground path. To reduce stray capacitance the ground plane should be removed from the area near input and output pins.




Figure 21. Block Diagram and Simplified Schematic of the AD8184 Multiplexer

# AD8184

Chip capacitors should be used for supply bypassing. One end of the capacitor should be connected to the ground plane and the other within 1/4 inch of each power pin. An additional large (4.7  $\mu\text{F}\text{--}10~\mu\text{F})$  tantalum capacitor should be connected in parallel with each of the smaller capacitors for low impedance supply bypassing over a broad range of frequencies.

Signal traces should be as short as possible. Stripline or microstrip techniques should be used for long (longer than about 1 inch) signal traces. These should be designed with a characteristic impedance of 50  $\Omega$  or 75  $\Omega$  and be properly terminated at each end using surface mount components.

Careful layout is imperative to minimize crosstalk. Guards (ground or supply traces) must be run between all signal traces to limit direct capacitive coupling. Input and output signal lines should fan out away from the mux as much as possible. If multiple signal layers are available, a buried stripline structure having ground plane above, below and between signal traces will have the best crosstalk performance.

Return currents flowing through termination resistors can also increase crosstalk if these currents flow in sections of the finite-impedance ground circuit shared between more than one input or output. Minimizing the inductance and resistance of the ground plane can reduce this effect, but further care should be taken in positioning the terminations. Terminating cables directly at the connectors will minimize the return current flowing on the board, but the signal trace between the connector and the mux will look like an open stub and will degrade the frequency response. Moving the termination resistors close to the input pins will improve the frequency response, but the terminations from neighboring inputs should not have a common ground return.

#### APPLICATIONS

#### A Buffered 4-to-1 Multiplexer

In applications where the output of a multiplexer must drive a back-terminated 75  $\Omega$  line  $(R_L=75~\Omega+75~\Omega),$  it is necessary to buffer the output of the AD8184. In the example in Figure 22, this is accomplished using the AD8009 high speed current feedback op amp. The amplifier is configured with a gain of 2 to compensate for the signal halving due to termination at the multiplexer input. This gives the overall circuit a gain of unity.

If lower speed can be tolerated, a number of other amplifiers can replace the AD8009 op amp in the above circuit. In general there is a trade-off between bandwidth and power consumption. Table II summarizes the bandwidth and power consumption characteristics of these op amps.

Table II. Amplifier Options for Multiplexer Buffering

Op Amp	Comments
AD8009	Highest Bandwidth, $(G = +2) = 700 \text{ MHz}$ , $I_{SY} =$
	14 mA
AD8001	Lower Power Consumption, Bandwidth $(G = +2) =$
	440 MHz, $I_{SY} = 5 \text{ mA}$
AD8011	Lower Power Consumption, Bandwidth $(G = +2) =$
	$210 \text{ MHz}, I_{SY} = 1 \text{ mA}$
AD8079	Fixed Gain Dual Amplifier (2 or 2.2), Bandwidth =
	260 MHz, $I_{SY} = 5 \text{ mA Per Amp}$
AD8005	Lowest Power Consumption, Bandwidth $(G = +2) =$
	170 MHz, $I_{SY} = 400  \mu \hat{A}$




Figure 22. A Buffered 4-to-1 Multiplexer

-8- REV. 0

AD8184

#### **Color Document Scanner**

Figure 23 shows a block diagram of a Color Document Scanner. Charge Coupled Devices (CCDs) find widespread use in scanner applications. A monochrome CCD delivers a serial stream of voltages levels, each level being proportional to the light shining on that cell. In the case of the color image scanner shown, there are three output streams, representing red, green and blue. Interlaced with the stream of voltage levels is a voltage representing the reset level (or black level) of each cell. A Correlated Double Sampler (CDS) subtracts these two voltages from each other in order to eliminate the relatively large offsets common with CCDs.




Figure 23. Color Document Scanner


The next step in the data acquisition process involves digitizing the three signal streams. Assuming that the analog-to-digital converter chosen has a fast enough sample rate, multiplexing the three streams into a single ADC is generally more economical than using one ADC per channel. In the example shown, we use the AD8184 as the multiplexer.

Because of its high bandwidth, the AD8184 is capable of driving the switched capacitor input stage of the AD9220 without additional buffering. In addition to having the required bandwidth, it is necessary to consider the settling time of the multiplexer. In this case, the ADC has a sample rate of 10 MHz, which corresponds to a sampling period of 100 ns. Typically, one phase of the sampling clock is used for conversion (i.e., all levels are held steady) and the other is used for switching and settling to the next channel. Assuming a 50% duty cycle, the signal chain must settle within 50 ns. With a settling time to 0.1% of 15 ns, the multiplexer easily satisfies this criterion.

In the example shown, the fourth (spare) channel of the AD8184 is used to measure a reference voltage. This voltage would probably be measured less frequently than the R, G and B signals. Multiplexing a reference voltage offers the advantage that any temperature drift effects caused by the multiplexer will equally impact the reference voltage and the to-be-measured signals. If the fourth channel is unused, it is good design practice to permanently tie it to ground.

#### A 4 × 4 Crosspoint Switch

While large crosspoint arrays are best constructed using highly integrated devices such as the AD8116,  $16 \times 16$  crosspoint switch, smaller or irregular sized arrays can be constructed using 4-to-1 multiplexers such as the AD8184. The circuit below shows a  $4 \times 4$  array, constructed using the AD8184 and buffered using the AD8079, a dual, fixed gain of 2 or 2.2, video amplifier.



\*AD8079 IS A DUAL, FIXED GAIN OF 2 AMPLIFIER

Figure 24. 4 × 4 Crosspoint Switch

REV. 0 \_9\_




Figure 25. AD8184AR Evaluation Board

#### **EVALUATION BOARD**

An evaluation board is available for the AD8184. It has been carefully laid out and tested to demonstrate the specified high speed performance of the devices. Figure 25 shows the schematic of the evaluation board. For ordering information, please refer to the Ordering Guide.

Figure 26 shows the silkscreen of the component side and Figure 28 shows the silkscreen of the solder side. Figures 27 and 29 show the layout of the component side and solder side respectively.

The evaluation board is provided with 49.9  $\Omega$  termination resistors on all inputs. This is to allow the performance to be evaluated at very high frequencies where 50  $\Omega$  termination is most popular. To use the evaluation board in video applications, the termination resistors should be replaced with 75  $\Omega$  resistors.

The FR4 board type has the following stripline dimensions: 60-mil width, 12-mil gap between center conductor and outside ground plane "island" and 62-mil board thickness.

The multiplexer output is loaded with a 4.99 k $\Omega$  resistor. For connection to external instruments, an oscilloscope probe adapter is provided. This allows direct connection of an FET

probe to the board. For verification of data sheet specifications, use of an FET probe is recommended because of its low input capacitance. The probe adapter used on the board has the same footprint as SMA, SMB and SMC type connectors, allowing easy replacement if necessary.

The side-launched SMA connectors on the analog and digital inputs can also be replaced by top-mount SMA, SMB or SMC type connectors. When using top-mount connectors, the stripline on the outside 1/8" of the board edge should be removed with an X-acto blade as this unused stripline acts as an open stub, which could degrade the small-signal frequency response of the multiplexer.

Input termination resistor placement on the evaluation board is critical to reducing crosstalk. Each termination resistor is oriented so that the ground return currents flow counterclockwise to the ground plane "island." Although the direction of this ground current flow is arbitrary, it is important that no two input or output termination resistors share a connection to the same ground "island."

-10- REV. 0




Figure 26. Component Side Silkscreen




Figure 28. Solder Side Silkscreen




Figure 27. Board Layout (Component Side)





Figure 29. Board Layout (Solder Side)

REV. 0 -11-


### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

### 14-Lead Plastic DIP (N-14)



### 14-Lead SOIC (R-14)



-12-