

50 Hz to 6 GHz 50 dB TruPwr[™] Detector

Preliminary Technical Data


AD8363

FEATURES

Accurate RMS-to-DC conversion from 50 Hz to 6 GHz Single ended input dynamic range of >50 dB Waveform and modulation independent, such as WiMAX/GSM/CDMA/WCDMA/TDMA Linear-in-decibels output, scaled 50 mV/dB Log conformance error of <0.3 dB Temperature stability of <±0.5 dB Voltage supply range of 4.5 V to 5.5 V Operating temperature range of -40°C to +125°C Power-down capability

APPLICATIONS

Power amplifier linearization/control loops Transmitter power controls Transmitter signal strength indication (TSSI) RF instrumentation



FUNCTIONAL BLOCK DIAGRAM

Fiaure 1.

GENERAL DESCRIPTION

The AD8363 is a true RMS responding power detector that has more than 50 dB measurement range when driven with a single-ended 50 Ω source. The device provides a solution in a variety of high frequency communication systems, and in instrumentation, requiring an accurate response to signal power. The AD8363 is easy to use with its single-ended 50 Ω input, only requiring a single 5 V supply, and a few capacitors. The AD8363 can operate from arbitrarily low frequencies to 6 GHz and can accept inputs that have RMS values from less than -50 dBm to at least 0 dBm, with large crest factors, exceeding the requirements for accurate measurement of WiMAX, WCDMA, and CDMA signals.

The AD8363 can determine the true power of a high frequency signal having a complex low frequency modulation envelope, or can be used as a simple low frequency RMS voltmeter. The high-pass corner generated by its internal offset-nulling loop can be lowered by a capacitor added on the CHPF pin.

Used as a power measurement device, VOUT is connected to VSET. The output is then proportional to the logarithm of the RMS value of the input. In other words, the reading is presented directly in decibels and is conveniently scaled 1 V per decade, or 50 mV/dB; other slopes are easily arranged. In controller mode, the voltage applied to VSET determines the power level required at the input to null the deviation from the set point. The output buffer can provide high load currents.

The AD8363 has 1.5 mW power consumption when powered down by a logic high applied to pin 1, TCM2. It powers up within about 30 μ s to its nominal operating current of 60 mA at 25°C. The AD8363 is supplied in a 4 mm x 4 mm, 16-lead LFCSP for operation over the temperature range of -40°C to +125°C. An evaluation board is available.

SPECIFICATIONS

Pins 3, 10 - VPOS = V_S = 5 V, T = 25°C, Z_O = 50 Ω , Single ended input drive, VOUT tied to VSET, VTGT = 1.4, CLPF= 3.9 nF, CHPF=2.7 nF, Error referred to best-fit line (linear regression), unless otherwise noted.

Table 1.

ins INHI, INLO, ac-coupled ingle-ended drive in 16 - TCM1=0.47V, Pin 1 - TCM2= 1.0V in = -10 dBm in = -40 dBm tW input, T _A = +25°C Deviation from output at 25°C 40°C < T _A < +85°C; P _{IN} = -10 dBm	6 50/TBD 2.7 2.48 0.93 62 8 -54	GHz Ω/pF V V V dB
ingle-ended drive in 16 - TCM1=0.47V, Pin 1 - TCM2= 1.0V i _{IN} = -10 dBm i _{IN} = -40 dBm i _{IN} = -40 dBm i _{IN} = +25°C Deviation from output at 25°C	50/TBD 2.7 2.48 0.93 62 8	Ω/pF V V
ingle-ended drive in 16 - TCM1=0.47V, Pin 1 - TCM2= 1.0V i _{IN} = -10 dBm i _{IN} = -40 dBm i _{IN} = -40 dBm i _{IN} = +25°C Deviation from output at 25°C	2.7 2.48 0.93 62 8	V
rin 16 - TCM1=0.47V, Pin 1 - TCM2= 1.0V $T_{IN} = -10 \text{ dBm}$ $T_{IN} = -40 \text{ dBm}$ $T_{IW} = -40 \text{ mm}$ We input, $T_A = +25^{\circ}\text{C}$ Deviation from output at 25°C	2.7 2.48 0.93 62 8	V
I_{IN} = -10 dBm I_{IN} = -40 dBm I_{IW} input, T_A = +25°C Deviation from output at 25°C	2.48 0.93 62 8	V V
I_{IN} = -10 dBm I_{IN} = -40 dBm I_{IW} input, T_A = +25°C Deviation from output at 25°C	0.93 62 8	V
$T_{IN} = -40 \text{ dBm}$ W input, $T_A = +25^{\circ}\text{C}$ Deviation from output at 25°C	0.93 62 8	V
W input, $T_A = +25^{\circ}C$ Deviation from output at 25°C	62 8	=
eviation from output at 25°C	8	dB
	-54	
$40^{\circ}\text{C} < \text{T}_{A} < +85^{\circ}\text{C}; P_{IN} = -10 \text{ dBm}$	1	
	±0.5	dB
$40^{\circ}\text{C} < \text{T}_{A} < +85^{\circ}\text{C}; P_{IN} = -40 \text{ dBm}$	±0.6	dB
	51.8	mV/dB
	-58	dBm
3 dB peak-to-rms ratio (WCDMA), over 40 dB dynamic range	±0.1	dB
2 dB peak-to-rms ratio (WiMAX), over 40 dB dynamic range	±0.1	dB
4.0 dB peak-to-rms ratio (16C CDMA2K), over 40 dB dynamic range	±0.1	dB
56 QAM CF=8	±0.1	dB
ingle-ended drive	50/TBD	Ω/pF
CM1= 0.48V, TCM2= 1.2V		
$I_{IN} = -10 \text{ dBm}$	2.5	V
$I_{IN} = -40 \text{ dBm}$	0.91	V
$^{\circ}$ W input, $T_A = +25^{\circ}$ C	52	dB
	-2	
	-54	
Deviation from output at 25°C		
•	± 0.5	dB
	± 0.7	dB
		mV/dB
		dBm
3 dB peak-to-rms ratio (WCDMA), over 40 dB dynamic range		dB
		dB
•		dB
		dB
		Ω/pF
	34,122	
	2.38	V
		V
		dB
mpag 12 C		as a
Peviation from output at 25°C	32	
	+05	dB
		dB
TO C \ IA \ TOJ C, FIN - "TO UDIII		
		mV/dB
2 dD mode to wook water (MCDMA) are 40 dD domestic water		dBm dB
	2 dB peak-to-rms ratio (WiMAX), over 40 dB dynamic range 4.0 dB peak-to-rms ratio (16C CDMA2K), over 40 dB dynamic range 56 QAM CF=8 Ingle-ended drive CM1= 0.48V, TCM2= 1.2V N = -10 dBm N = -40 dBm W input, TA = +25°C eviation from output at 25°C do°C < TA < +85°C; PIN = -40 dBm 3 dB peak-to-rms ratio (WCDMA), over 40 dB dynamic range 4.0 dB peak-to-rms ratio (WiMAX), over 40 dB dynamic range 4.0 dB peak-to-rms ratio (16C CDMA2K), over 40 dB dynamic range 56 QAM CF=8 Ingle-ended drive CM1=0.51V, TCM2= 0.51V N = -10 dBm N = -40 dBm W input, TA = +25°C eviation from output at 25°C eviation from output at 25°C	### 38 dB peak-to-rms ratio (WCDMA), over 40 dB dynamic range ### 20.1 ### 20 dB peak-to-rms ratio (WiMAX), over 40 dB dynamic range ### 20.1 ### 4.0 dB peak-to-rms ratio (16C CDMA2K), over 40 dB dynamic range ## 20.1 ### 4.0 dB peak-to-rms ratio (16C CDMA2K), over 40 dB dynamic range ## 20.1 ### 56 QAM CF=8 ### 20.1 ### 50/TBD ### 50

Preliminary Technical Data

Parameter	Conditions	Min Typ Max	Unit
	12 dB peak-to-rms ratio (WiMAX), over 40 dB dynamic range	±0.1	dB
	14.0 dB peak-to-rms ratio (16C CDMA2K), over 40 dB dynamic range	±0.1	dB
	256 QAM CF=8	±0.1	dB
Input Impedance	Single-ended drive	50/TBD	Ω/pF
2140 MHz	TCM1=0.49V, TCM2=1.2V		
Output Voltage: High Power in	$P_{IN} = -10 \text{ dBm}$	2.31	V
Output Voltage: Low Power in	$P_{IN} = -40 \text{ dBm}$	0.72	V
±1.0 dB Dynamic Range	CW input, $T_A = +25$ ° C	40	dB
Maximum Input Level, ±1.0 dB		-10	
Minimum Input Level, ±1.0 dB		-50	
Deviation vs. Temperature	Deviation from output at 25°C		
2 ettation var vemperature	$-40^{\circ}\text{C} < \text{T}_{A} < +85^{\circ}\text{C}; P_{IN} = -10 \text{ dBm}$	±0.6	dB
	$-40^{\circ}\text{C} < T_A < +85^{\circ}\text{C}; P_{IN} = -40 \text{ dBm}$	±0.5	dB
La assithusia Claus	-40 C < 1A < +63 C, PIN = -40 db111		
Logarithmic Slope		52.5	mV/dl
Logarithmic Intercept	40 10 11 11 11 11 11 11 11 11 11 11 11 11	-53.5	dBm
Deviation from CW Response	13 dB peak-to-rms ratio (WCDMA), over 40 dB dynamic range	±0.1	dB
	12 dB peak-to-rms ratio (WiMAX), over 40 dB dynamic range	±0.1	dB
	14.0 dB peak-to-rms ratio (16C CDMA2K), over 40 dB dynamic range	±0.1	dB
	256 QAM CF=8	±0.1	dB
Input Impedance	Single-ended drive	50/TBD	Ω/pF
2600 MHz	TCM1=, TCM2=		
Output Voltage: High Power in	$P_{IN} = -10 \text{ dBm}$	2.15	V
Output Voltage: Low Power in	$P_{IN} = -40 \text{ dBm}$	0.52	V
±1.0 dB Dynamic Range	CW input, $T_A = +25$ °C,	35	dB
Maximum Input Level, ±1.0 dB		-12	
Minimum Input Level, ±1.0 dB		-40	
Deviation vs. Temperature	Deviation from output at 25°C		
·	-40°C < T _A < +85°C; P _{IN} = -10 dBm	TBD	dB
	-40°C < T _A < +85°C; P _{IN} = -40 dBm	TBD	dB
Logarithmic Slope		53.2	mV/dI
Logarithmic Intercept		-49.9	dBm
Deviation from CW Response	13 dB peak-to-rms ratio (WCDMA), over 40 dB dynamic range	±0.1	dB
Deviation from ew Response	12 dB peak-to-rms ratio (WiMAX), over 40 dB dynamic range	±0.1	dB
	14.0 dB peak-to-rms ratio (16C CDMA2K), over 40 dB dynamic range	±0.1	dB
	256 QAM CF=8	±0.1 ±0.1	dB
land the sandana			
Input Impedance	Single-ended drive	50/TBD	Ω/pF
3.8 GHz	TCM1=0.56V, TCM2=1.0V		.,
Output Voltage: High Power in	$P_{IN} = -15 \text{ dBm}$	2.0	V
Output Voltage: Low Power in	$P_{IN} = -40 \text{ dBm}$	0.5	V
±1.0 dB Dynamic Range	CW input, $T_A = +25^{\circ}C$,	33	dB
Maximum Input Level, ±1.0 dB		-16	
Minimum Input Level, ±1.0 dB		-49	
Deviation vs. Temperature	Deviation from output at 25°C		
	$-40^{\circ}\text{C} < \text{T}_{A} < +85^{\circ}\text{C}; P_{IN} = -10 \text{ dBm}$	+/- 1.0	dB
	$-40^{\circ}\text{C} < \text{T}_{A} < +85^{\circ}\text{C}$; $P_{IN} = -40 \text{ dBm}$	+/- 0.8	dB
Logarithmic Slope		54.7	mV/dl
Logarithmic Intercept		-50	dBm
Deviation from CW Response	13 dB peak-to-rms ratio (WCDMA), over 40 dB dynamic range	±0.1	dB
	12 dB peak-to-rms ratio (WiMAX), over 40 dB dynamic range	±0.1	dB
	14.0 dB peak-to-rms ratio (16C CDMA2K), over 40 dB dynamic range	±0.1	dB
	256 QAM CF=8	±0.1	dB
5.8 GHz		±0.1	ub
	TCM1=0.88V, TCM2= 1.0V	1 5	1/
Output Voltage: High Power in	$P_{IN} = -20 \text{ dBm}$	1.5	V
Output Voltage: Low Power in	$P_{IN} = -40 \text{ dBm}$	0.35	V
±1.0 dB Dynamic Range	CW input, $T_A = +25^{\circ}C$	30	dB

AD8363

Parameter	Conditions	Min	Тур	Max	Unit
Maximum Input Level, ±1.0 dB			-17		
Minimum Input Level, ±1.0 dB			-47		
Deviation vs. Temperature	Deviation from output at 25°C				
	-40° C < T _A < $+85^{\circ}$ C; P _{IN} = -10 dBm		± 0.6		dB
	-40° C < T _A < $+85^{\circ}$ C; P _{IN} = -40 dBm		± 0.7		dB
Logarithmic Slope			54.5		mV/dB
Logarithmic Intercept			-47		dBm
Deviation from CW Response	13 dB peak-to-rms ratio (WCDMA), over 40 dB dynamic range		±0.1		dB
	12 dB peak-to-rms ratio (WiMAX), over 40 dB dynamic range		±0.1		dB
	14.0 dB peak-to-rms ratio (16C CDMA2K), over 40 dB dynamic range		±0.1		dB
	256 QAM CF=8		±0.1		dB
OUTPUT INTERFACE	Pin 6 - VOUT				
Output Swing	Walter David Ma Dia 200 ta annual		00		
	Voltage Range Min RL≥200 to ground		.09		V
	Voltage Range Max RL≥200 to ground		Vs15		V
SETPOINT INPUT	Source/Sink Current Out held at Vs/2K, to 1%change Pin VSET	-	10		mA
			TBD		V
Voltage Range	Log conformance error ≤1 dB, Min 2140 MHz		TBD		V
In a set Desistance	Log conformance error ≤1 dB, Max 2140 MHz				l _C O
Input Resistance	£ 2140MH= 40°C ×T × 100°C		72 19		kΩ
Logarithmic Scale Factor	$f = 2140 \text{MHz}, -40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$				dB/V
Logarithmic Intercept	f = 2140 MHz, −40°C ≤ T_A ≤ +85°C, referred to 50 Ω		-TBD		dBm
TEMPERATURE COMPENSATION	Pin 16 - TCM1, Pin 1 - TCM2			2.5	.,
Input Voltage Range		0	. 1	2.5	V
Input Resistance	D: 44 MDEE		>1		ΜΩ
VOLTAGE REFERENCE	Pin 11 - VREF		2.2		.,
Output Voltage	RF in = -55 dBm		2.3		٧
Current Limit Source/Sink	1% change		5/0.08		mA
TEMPERATURE REFERENCE	Pin 8 TEMP				
Output Voltage	$T_A = 25^{\circ}C$, $R_L \ge 10 \text{ k}\Omega$		1.35		V
Temperature Coefficient	$-40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}, R_L \ge 10 \text{ k}\Omega$		4.8		mV/°C
POWER-DOWN INTERFACE	Pin TCM2 (Pin1)				
Logic Level to Enable	Logic LO enables Max		< Vs9		V
Logic Level to Disable	Logic HI disables Min		Vs8		V
Input Current	Logic HI TCM2 = 5 V		<1		μΑ
	Logic LO TCM2 = 0 V		<1		μΑ
Enable Time	TCM2 LO to OUT at .5 dB of final value, $C_{LPF} = 470 \text{ pF}$, $C_{HPF} = 220 \text{ pF}$, RF in = 0 dBm		30		μs
Disable Time	TCM2 HI to OUT at 10% final value, $C_{LPF} = 470$ pF, $C_{HPF} = 220$ pF, RF in = 0 dBm		20		μs
POWER SUPPLY INTERFACE	Pin VPOS				
Supply Voltage		4.5	5	5.5	V
Quiescent Current	25C RF in =-55 dBm		60		mA
	+85 C		72		mA
Supply Current	When disabled		310		μΑ

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage VPOS	5.5 V
Input Power (Into Input of Device)	23 dBm Evaluate
Equivalent Voltage	2 V rms
Internal Power Dissipation	500 mW
$ heta_{JA}$	125°C/W
Maximum Junction Temperature	150°C
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering 60 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description		
1 TCM2/PWDN		A dual function pin used for controlling the amount of nonlinear intercept temper compensation and/or shutting down the device. This pin can be connected to the VREF pin through a voltage divider if the shut down function is not used		
2	CHPF	Connect to VPOS via a capacitor to determine -3 dB point of the input signal high-pass filter.		
3, 10	VPOS	Supply for the device. Connect to +5 V power supply.		
4, 9	COMM	System Common Connection. Connect via low impedance to system common.		
5	CLPF	Connection for Loop Filter Integration (Averaging) Capacitor. Connect a ground-referenced capacitor to this pin. A resistor may be connected in series with this capacitor to improve loop stability and response time.		
6	VOUT	Output pin in Measurement Mode (error Amplifier output). In measurement mode, normally connected directly to VSET. This pin can be used to drive a gain control when the device is used in controller mode.		
7	VSET	The voltage applied to this pin sets the decibel value of the required RF input voltage that results in zero current flow in the loop integrating capacitor pin, CLPF. The controls the VGA gain such that a 50mV change in VSET reduces the gain by		
		approximately 1dB.		
8	TEMP	Temperature Sensor Output.		
11	VREF	General-Purpose Reference Voltage Output of 1.16 V.		
12	VTGT	Voltage applied to this pin determines the target power at the input of the RF squarii circuit. The intercept voltage is proportional to the voltage applied to this pin. The u of a lower target voltage increases the crest factor capacity; however, this may affect the system loop response.		
13	NCON	Not connected.		
14	INHI	Single-ended RF input pin. RF input signal is normally AC coupled to this pin through coupling capacitor.		
15	INLO	Grounded for single ended input		
16	TCM1	Connect to VREF through a voltage divider or an external DC source. Is used to adjust Intercept temperature compensation (3K impedance)		

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_S = 5 \text{ V}, Z_O = 50 \Omega$, Single ended input drive, VOUT tied to VSET, VTGT = 1.4V, CLPF= 3.9 nF, CHPF=2.7 nF, $T_A = +25$ °C (Black), -40°C (Blue), +85°C (red)




Figure 3. VOUT Voltage and Log Conformance vs. Input Amplitude at 100 MHz, Typical Device, TCM1 = 0.47 V, TCM2 = 1.0 V, Sine Wave, -40C, 25C, 85C




Figure 4. VOUT Voltage and Log Conformance vs. Input Amplitude at 900 MHz, Typical Device, TCM1 = 0.48 V, TCM2 = 1.2 V, Sine Wave -40C, 25C, 85C




Figure 5. Distribution of VOUT Voltage and Error over Temperature After Ambient Normalization vs. Input Amplitude for at Least 30 Devices from Multiple Lots, Frequency =900 MHz, TCM1 = 0.48 V, TCM2 = 1.2 V, Sine Wave-40C, 25C, 85C




Figure 6. Distribution of VOUT Voltage and Error over Temperature After Ambient Normalization vs. Input Amplitude for at Least 30Devices from Multiple Lots, Frequency = 100 MHz, TCM1 = 0.47 V, TCM2 = 1.0 V, Sine Wave-40C, 25C, 85C




Figure 7. Distribution of Error over Temperature After Ambient Normalization vs. Input Amplitude, with reference to 25C, for at Least 30Devices from Multiple Lots, Frequency = 100 MHz, TCM1 = 0.47 V, TCM2 = 1.0 V, Sine Wave-40C, 25C, 85C




Figure 8. Distribution of Error over Temperature After Ambient Normalization vs. Input Amplitude, with reference to 25C, for at Least 30Devices from Multiple Lots,, Frequency =900 MHz, TCM1 = 0.48 V, TCM2 = 1.2 V, Sine Wave-40C, 25C,




Figure 9. VOUT Voltage and Log Conformance vs. Input Amplitude at 1.90 GHz, Typical Device, TCM1 = 0.51 V, TCM2 = 0.51 V, Sine Wave, -40C, 25C, 85C




Figure 10. VOUT Voltage and Log Conformance vs. Input Amplitude at 2.14 GHz, Typical Device, TCM1 = 0.49 V, TCM2 = 1.2 V, Sine Wave, -40C, 25C, 85C




Figure 11. Distribution of VOUT Voltage and Error over Temperature After Ambient Normalization vs. Input Amplitude for at Least 18Devices from Multiple Lots, Frequency = 2.14 GHz, TCM1 = 0.49 V, TCM2 = 1.2 V, Sine Wave-40C, 25C, 85C




Figure 12. Distribution of VOUT Voltage and Error over Temperature After Ambient Normalization vs. Input Amplitude for at Least 18Devices from Multiple Lots, Frequency = 1.9 GHz, TCM1 = 0.51 V, TCM2 = 0.51 V, Sine Wave-40C, 25C, 85C




Figure 13. Distribution of Error over Temperature After Ambient Normalization vs. Input Amplitude, with reference to 25C, for at Least 18 Devices from Multiple Lots, Frequency = $1.9 \, \text{GHz}$, TCM1 = $0.51 \, \text{V}$, TCM2 = $0.51 \, \text{V}$, Sine Wave-40C, 25C,




Figure 14. Distribution of Error over Temperature After Ambient Normalization vs. Input Amplitude, with reference to 25C, for at Least 18 Devices from Multiple Lots, Frequency = 2.14 GHz, TCM1 = 0.49 V, TCM2 = 1.2 V, Sine Wave-40C, 25C,




Figure 15. VOUT Voltage and Log Conformance vs. Input Amplitude at 2.6 GHz, Typical Device, TADJ = TBD V, Sine Wave-40C, 25C, 85C




Figure 16. VOUT Voltage and Log Conformance vs. Input Amplitude at 3.8 GHz, Typical Device, TCM1 = 0.56 V, TCM2 = 1.0 V, Sine Wave-40C, 25C, 85C




Figure 17. Distribution of VOUT Voltage and Error over Temperature After Ambient Normalization vs. Input Amplitude for at Least 37 Devices from Multiple Lots, Frequency = 3.8 GHz, TCM1 = 0.56 V, TCM2 = 1.0 V, Sine Wave-40C, 25C, 85C




Figure 18. Distribution of VOUT Voltage and Error over Temperature After Ambient Normalization vs. Input Amplitude for at Least 17 Devices from Multiple Lots, Frequency = 2.6 GHz, TCM1 = 0.52 V, TCM2 = 1.1 V, Sine Wave-40C, 25C, 85C




Figure 19. Distribution of Error over Temperature After Ambient Normalization vs. Input Amplitude, with reference to 25C, for at Least 17 Devices from Multiple Lots, Frequency = 2.6 GHz, TCM1 = 0.52 V, TCM2 = 1.1 V, Sine Wave-40C, 25C, 85C




Figure 20. Distribution of Error over Temperature After Ambient Normalization vs. Input Amplitude, with reference to 25C, for at Least 37 Devices from Multiple Lots, Frequency = 3.8 GHz, TCM1 = 0.56 V, TCM2 = 1.0 V, Sine Wave-40C, 25C,




Figure 21. VOUT Voltage and Log Conformance vs. Input Amplitude at 5.8 GHz, Typical Device, TCM1 = 0.88 V, TCM2 = 1.0 V, Sine Wave-40C, 25C, 85C




Figure 22. Error from CW Linear Reference vs. Input Amplitude with Different Waveforms, 256 QAM, QPSK, Frequency 2140 MHz




Figure 23. Output Response to RF Burst Input for Various RF Input Levels, Carrier Frequency 2.14 GHz, CLPF = 470 pF, CHPF=220pF




Figure 24. Distribution of VOUT Voltage and Error over Temperature After Ambient Normalization vs. Input Amplitude for at Least 37 Devices from Multiple Lots, Frequency = 5.8 GHz, TCM1 = 0.88 V, TCM2 = 1.0 V, Sine Wave-40C, 25C, 85C




Figure 25. Distribution of Error over Temperature After Ambient Normalization vs. Input Amplitude, with reference to 25C, for at Least 37 Devices from Multiple Lots, Frequency = 5.8 GHz, TCM1 = 0.88 V, TCM2 = 1.0 V, Sine Wave-40C, 25C, 85C





Figure 26. Output Response Using Power-Down Mode for Various RF Input Levels, Carrier Frequency 2.14 GHz, CLPF= 470pF, CHPF = 220pF

Table 4. Pin Function Descriptions


Component	Function/Notes	Default Value	
C12C, C11C,	Input:	C12C=0.1uF, C11C=0.1uF,	
C6C, C10C, T1C	The AD8363 was designed to be driven single ended but the dynamic range can be increased at higher frequencies, if a balun is used. C11C and C12C are used when driving the AD8363 single ended. C11C and C12C should be removed and 0.1uF capacitors should be used for C10C and C6C	C6C=Open, C10C=Open, T1C=AD8363ACPZ-R7	
R11C, R10C	VTGT:	R10C=845Ω, R11C= 1.4KΩ	
	R10C and R11C are set up to provide 1.4V to VTGT. An external voltage can be used if R10C and R11C are removed.		
C2C, R3C, C5C,	Power Supply Decoupling:	C2C=0.1uF, R3C=0 Ω,	
C4C, R1, C1	The nominal supply decoupling consists of a 100 pF filter capacitor placed physically close to the AD8363, a 0 Ω series resistor, and a 0.1 uF capacitor placed closer to the power supply input pin.	C5C=100 pF, C4C= 100 pF, R1= 0 Ω , C1=0.1uF	
R6C, R2C, R1C	Output InterfaceMeasurement Mode:	R6C=0 Ω, R2C=Open, R1C=0	
	In measurement mode, a portion of the output voltage is fed back to the VSET pin via R6C. The magnitude of the slope at VPUT can be increased by reducing the portion of V_{OUT} that is fed back to VSET. If a fast responding output is expected, the 0 Ω resistor on R1C can be removed to reduce parasitics on the output.	Ω	
	Output InterfaceMeasurement Mode:		
	In this mode, R6C must be open and R2C must have a 0 Ω resistor. In controller mode, the AD8363 can control the gain of an external component. A setpoint voltage is applied to the VSET pin, the value of which corresponds to the desired RF input signal level applied to the AD8363 RF input. If a fast responding output is expected, the 0 Ω resistor on R1C can be removed to reduce parasitics on the output.		
C9C, C8C, R5C	Low-pass filter capacitors:	C9C=0.1uF, C8C=Open,	
	The low-pass filter capacitors reduce the noise on the output and affect the pulse response time of the AD8363. The smallest CLPF capacitance should be 400 pF	R5C=0 Ω	
C3C	CHPF capacitor	C3C= 0.1uF	
	The CHPF capacitor introduces a high-pass filter effect into the AD8363 transfer function and can affect the response time. It should be tied to VPOS.		
C1C, R9C, R4C	ENT2/PWDN:	C1C=Open, R9C= Open,	
	The ENT2/PWDN pin controls the amount of nonlinear intercept temperature compensation and/or shuts down the device. The evaluation board is configured to control this from a test loop but VREF can be used through a voltage divider created from R9C and R4C.	R4C= Open	
R2, R3	TCM1:	R2=Open, R3=Open	
	TCM1 controls the intercept temperature compensation (3K impedance). The evaluation board is configured to control this from a test loop but VREF can be used through a voltage divider created from R2 and R3		


EVALUATION BOARD




ASSEMBLY DRAWINGS


COMPONENT SIDE 08-A01765-01 REV B CIRCUIT SIDE 08-A01765-02 REV B







OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VGGC

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Ordering Quantity
AD8363ACPZ-R7	40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-16-4	1500
AD8363ACPZ-R2	40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-16-4	250
AD8363ACPZ-WP	40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-16-4	64
AD8363-EVALZ		Evaluation Board		