

# Isolated Half-Bridge Driver with Integrated High-Side Supply

ADuM5230

### **FEATURES**

Integrated, isolated high-side supply
150 mW of secondary side power
Isolated high-side and low-side outputs
100 mA output source current, 300 mA output sink current
High common-mode transient immunity: >25 kV/µs
High temperature operation: 105°C
Adjustable power level
Wide body 16-lead SOIC package
Safety and regulatory approvals (pending)
UL recognition: 2500 V rms for 1 minute per UL1577

#### **APPLICATIONS**


MOSFET/IGBT gate drive Plasma display modules Motor drives Power supplies Solar panel inverters

#### **GENERAL DESCRIPTION**

The ADuM5230¹ is an isolated half-bridge gate driver that employs Analog Devices, Inc., *i*Coupler® technology to provide independent and isolated high-side and low-side outputs. Combining CMOS and microtransformer technologies, this isolation component contains an integrated dc-to-dc converter providing an isolated high-side supply. This eliminates the cost, space, and performance difficulties associated with external supply configurations such as a bootstrap circuitry. This high-side isolated supply powers not only the ADuM5230 high-side output but also any external buffer circuitry used with the ADuM5230.

In comparison to gate drivers employing high voltage level translation methodologies, the ADuM5230 offers the benefit of true, galvanic isolation between the input and each output. Each output can operate up to  $\pm 700~V_P$  relative to the input, thereby supporting low-side switching to negative voltages. The differential voltage between the high-side and low-side may be as high as  $700~V_P$ .

# FUNCTIONAL BLOCK DIAGRAM



<sup>&</sup>lt;sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; 7,075,329; other pending patents.

# **TABLE OF CONTENTS**

1
1
1
1
2
3
3
5
5
5
5
6
6
7

Typical Perfomance Characteristics8
Applications Information
Theory of Operation
PC Board Layout10
Thermal Analysis
Propagation Delay-Related Parameters11
DC Correctness and Magnetic Field Immunity11
Power Consumption
Increasing and Decreasing Available Power
Common-Mode Transient Immunity
Typical Application Usage
Insulation Lifetime
Outline Dimensions
Ordering Guide

### **REVISION HISTORY**

4/08—Revision 0: Initial Version

# **SPECIFICATIONS**

### **ELECTRICAL CHARACTERISTICS**

All voltages are relative to their respective ground.  $4.5~V \le V_{DD1} \le 5.5~V$ ,  $12.0 \le V_{DDB} \le 18.0~V$ . All min/max specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at  $T_A = 25$ °C,  $V_{DD1} = 5.0~V$ ,  $V_{DDB} = 15~V$ .

Table 1.

Table 1.						
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, Quiescent	I <sub>DD1(Q)</sub>			125	mA	$I_{ISO} = 0$ mA, dc signal inputs, $V_{ADJ} = open$
Channel B Supply Current, Quiescent	$I_{DDB(Q)}$			1.6	mA	
Channel A Output Supply Voltage	V <sub>ISO</sub>	12	15	18.5	V	
At 100 kHz Switching Frequency						
Maximum Channel A Output Supply Current	I <sub>ISO(max, 100)</sub>	10			mA	C <sub>L</sub> = 200 pF
Input Supply Current	I <sub>DD1</sub>			200	mA	I <sub>ISO</sub> = I <sub>ISO(max, 100)</sub>
Channel B Supply Current	I <sub>DDB</sub>			1.8	mA	C <sub>L</sub> = 200 pF
At 1000 kHz Switching Frequency						
Maximum Channel A Output Supply Current	I <sub>ISO(max, 1000)</sub>	7.5			mA	$C_L = 200 \text{ pF}$
Input Supply Current	I <sub>DD1</sub>			200	mA	I <sub>ISO</sub> = I <sub>ISO(max, 1000)</sub>
Channel B Supply Current	I <sub>DDB</sub>			7.5	mA	C <sub>L</sub> = 200 pF
Input Currents	I <sub>IA</sub> , I <sub>IB</sub>	-10	+0.01	+10	μΑ	$0 \le V_{IA}$ , $V_{IB} \le 5.5 \text{ V}$
Logic High Input Voltage	$V_{ATH}$ , $V_{BTH}$	$0.7 \times V_{DD1}$			V	
Logic Low Input Voltage	V <sub>ATL</sub> , V <sub>BTL</sub>			$0.3\times V_{\text{DD1}}$	V	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub>	$V_{ISO}-0.1, \\ V_{DDB}-0.1$		$V_{\text{ISO}}$ , $V_{\text{DDB}}$	V	$I_{OA}$ , $I_{OB} = -1$ mA
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub>			0.1	V	$I_{OA}$ , $I_{OB} = 1 \text{ mA}$
Undervoltage Lockout, V <sub>ISO</sub> and V <sub>DDB</sub> Supply						
Positive-Going Threshold	$V_{DDBUV+}$	8.0		10.1	V	
Negative-Going Threshold	$V_{DDBUV-}$	7.4		9.0	V	
Hysteresis	$V_{DDBUVH}$		0.9		V	
Undervoltage Lockout, V <sub>DD1</sub> Supply						
Positive-Going Threshold	$V_{\text{DD1UV}+}$	3.5		4.2	V	
Negative-Going Threshold	$V_{DD1UV-}$	3.0		3.9	V	
Hysteresis	$V_{\text{DD1UVH}}$		0.4		V	
Output Short-Circuit Pulsed Current, Sourcing <sup>1</sup>	IOA, IOB	100			mA	
Output Short-Circuit Pulsed Current, Sinking <sup>1</sup>	IOA, IOB	300			mA	
SWITCHING SPECIFICATIONS						
Minimum Pulse Width <sup>2</sup>	PW			100	ns	C <sub>L</sub> = 200 pF
Maximum Switching Frequency <sup>3</sup>		1			MHz	C <sub>L</sub> = 200 pF
Propagation Delay <sup>4</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>			100	ns	C <sub>L</sub> = 200 pF
Change vs. Temperature			100		ps/°C	
Pulse Width Distortion,  t <sub>PLH</sub> - t <sub>PHL</sub>	PWD			8	ns	$C_L = 200 \text{ pF}$
Channel-to-Channel Matching, Rising or Falling Matching Edge Polarity <sup>5</sup>	t <sub>M2</sub>			8	ns	C <sub>L</sub> = 200 pF
Channel-to-Channel Matching, Rising vs. Falling Opposite Edge Polarity <sup>6</sup>	t <sub>M1</sub>			10	ns	C <sub>L</sub> = 200 pF
Part-to-Part Matching, Rising or Falling Edges <sup>7</sup>				55	ns	C <sub>L</sub> = 200 pF
Part-to-Part Matching, Rising vs. Falling Edges <sup>8</sup>				63	ns	C <sub>L</sub> = 200 pF

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Common-Mode Transient Immunity at Logic High Output	CM <sub>H</sub>	25	35		kV/μs	$V_{lx} = V_{DD1}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output	CM <sub>L</sub>	25	35		kV/μs	$V_{lx} = 0 \text{ V, } V_{CM} = 1000 \text{ V,}$ transient magnitude = 800 V
Output Rise Time (10% to 90%)	t <sub>R</sub>			25	ns	$C_L = 200 \text{ pF, } I_{ISO} = 10 \text{ mA,}$ 100 kHz switching frequency
Output Fall Time (10% to 90%)	t <sub>F</sub>			10	ns	$C_L = 200 \text{ pF, } I_{ISO} = 10 \text{ mA,}$ 100 kHz switching frequency

Short-circuit duration is less than 1 sec. Average output current must conform to the limit shown under the Absolute Maximum Ratings section.

<sup>&</sup>lt;sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified timing parameters are guaranteed. Operation below the minimum pulse width is strongly discouraged because in some instances pulse stretching to 1 µs may occur.

<sup>&</sup>lt;sup>3</sup> The maximum switching frequency is the maximum signal frequency at which the specified timing and power conversion parameters are guaranteed. Operation above the maximum frequency is strongly discouraged.

<sup>4</sup> tp-HL propagation delay is measured from the 50% level of the falling edge of the VIx signal to the 50% level of the falling edge of the Vox signal. tp-H propagation delay is measured from the 50% level of the rising edge of the  $V_{lx}$  signal to the 50% level of the rising edge of the  $V_{0x}$  signal.

<sup>&</sup>lt;sup>5</sup> In channel-to-channel matching, the rising or falling matching edge polarity is the magnitude of the propagation delay difference between two channels of the same part when both inputs are either both rising or falling edges. The loads on each channel are equal.

<sup>6</sup> In channel-to-channel matching, the rising vs. falling opposite edge polarity is the magnitude of the propagation delay difference between two channels of the same

part when one input is a rising edge and one input is a falling edge. The loads on each channel are equal.

7 In part-to-part matching, the rising or falling edges is the magnitude of the propagation delay difference between the same channels of two different parts when the

inputs are either both rising or falling edges. The supply voltages, temperatures, and loads of each part are equal.

8 In part-to-part matching, the rising vs. falling edges is the magnitude of the propagation delay difference between the same channels of two different parts when one input is a rising edge and the other input is a falling edge. The supply voltages, temperatures, and loads of each part are equal.

### **PACKAGE CHARACTERISTICS**

Table 2.

Parameter	Symbol	Min Typ	Max	Unit	Test Conditions
Resistance (Input-to-Output) <sup>1</sup>	R <sub>I-O</sub>	10 <sup>12</sup>		Ω	
Capacitance (Input-to-Output) <sup>1</sup>	C <sub>I-O</sub>	2.0		рF	f = 1 MHz
Input Capacitance	Cı	4.0		рF	
IC Junction-to-Ambient Thermal Resistance	$\theta_{JA}$	48		°C/W	

<sup>&</sup>lt;sup>1</sup> The device is considered a two-terminal device: Pin 1 to Pin 8 are shorted together, and Pin 9 to Pin 16 are shorted together.

### **REGULATORY INFORMATION**

The ADuM5230 will be approved by the organization listed in Table 3.

#### Table 3.

### UL<sup>1</sup> (pending)

Recognized under 1577 component recognition program, File E214100

### **INSULATION AND SAFETY-RELATED SPECIFICATIONS**

Table 4.

Table 4.				
Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1 minute duration
Minimum External Air Gap (Clearance)	L(I01)	3.5 min	mm	Measured from input conductors to output conductors, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	3.5 min	mm	Measured from input conductors to output conductors, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Distance through the insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)




Figure 2. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN EN 60747-5-2

### **RECOMMENDED OPERATING CONDITIONS**

Table 5.

Parameter	Value
Operating Temperature (T <sub>A</sub> )	−40°C to +105°C
Input Supply Voltage <sup>1</sup> (V <sub>DD1</sub> )	4.5 V to 5.5 V
Channel B Supply Voltage <sup>1</sup> (V <sub>DDB</sub> )	12 V to 18.5 V
Input Signal Rise and Fall Times	1 ms
Minimum V <sub>DD1</sub> Power-On Slew Rate <sup>2</sup> (P <sub>SLEW</sub> )	400 V/ms

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground.

<sup>1</sup> In accordance with UL1577, each ADuM5230 is proof-tested by applying an insulation test voltage ≥3000 V rms for 1 sec (current leakage detection limit = 5 µA).

 $<sup>^2</sup>$  The ADuM5230 power supply may fail to initialize properly if  $V_{\text{DD1}}$  is applied too slowly.

### **ABSOLUTE MAXIMUM RATINGS**

Ambient temperature = 25°C, unless otherwise noted.

#### Table 6.

Rating	
rature (T <sub>ST</sub> ) -55°C to -	+150°C
iting Temperature (T <sub>A</sub> )	+105°C
oltage <sup>1</sup> ( $V_{DD1}$ ) $-0.5 \text{ V to } +$	+7.0 V
ly Voltage <sup>1</sup> ( $V_{DDB}$ ) $-0.5 V to +$	+27 V
$(V_{IA}, V_{IB})$ $-0.5 \text{ V to } $	$I_{DDI} + 0.5 \text{ V}$
$e^{1}$ (V <sub>OA</sub> , V <sub>OB</sub> ) $-0.5$ V to \	$I_{ISO} + 0.5 \text{ V},$
-0.5 V to \	$I_{DDB} + 0.5 \text{ V}$
oltage² −700 V <sub>PEAK</sub>	to +700 V <sub>PEAK</sub>
ntial Voltage <sup>3</sup> 700 V <sub>PEAK</sub>	
rent (I <sub>OA</sub> , I <sub>OB</sub> ) –20 mA to	o +20 mA
e Transients <sup>4</sup> –100 kV/µ	ıs to +100 kV/μs
-40°C to Holding Temperature (T <sub>A</sub> )  oltage¹ (V <sub>DD1</sub> )  ly Voltage¹ (V <sub>DDB</sub> )  (V <sub>IA</sub> , V <sub>IB</sub> )  -0.5 V to No.  -0.	+105°C +7.0 V +27 V V <sub>DDI</sub> + 0.5 V V <sub>ISO</sub> + 0.5 V, V <sub>DDB</sub> + 0.5 V x to +700 V <sub>PEAK</sub>

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 7. Maximum Continuous Working Voltage<sup>1</sup>

Parameter	Max	Unit	Constraint
AC Voltage, Bipolar Waveform	424	V peak	50-year minimum lifetime
AC Voltage, Unipolar Waveform			
Basic Insulation	600	V peak	50-year minimum lifetime
DC Voltage			
Basic Insulation	600	V peak	50-year minimum lifetime

<sup>&</sup>lt;sup>1</sup>Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

<sup>&</sup>lt;sup>2</sup> Input-to-output voltage is defined as GND<sub>ISO</sub> – GND<sub>1</sub> or GND<sub>B</sub> – GND<sub>1</sub>.

<sup>&</sup>lt;sup>3</sup> Output differential voltage is defined as GND<sub>ISO</sub> – GND<sub>B</sub>.

<sup>&</sup>lt;sup>4</sup> Refers to common-mode transients across any insulation barrier. Common-mode transients exceeding the Absolute Maximum Ratings may cause latch-up or permanent damage.

# PIN CONFIGURATION AND PIN FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

**Table 8. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	GND <sub>1</sub>	Ground Reference for Input Logic Signals.
2	$V_{DD1}$	Input Supply Voltage, 4.5 V to 5.5 V.
3	$V_{ADJ}$	Adjusts Internal DC-to-DC Converter Duty Cycle (Normally Left Unconnected).
4	GND <sub>1</sub>	Ground Reference for Input Logic Signals.
5	VIA	Logic Input A.
6	V <sub>IB</sub>	Logic Input B.
7	$V_{DD1}$	Input Supply Voltage, 4.5 V to 5.5 V.
8	GND <sub>1</sub>	Ground Reference for Input Logic Signals.
9	V <sub>OB</sub>	Output B Signal.
10	$V_{DDB}$	Output B Supply Voltage, 12 V to 18 V.
11	GND <sub>B</sub>	Ground Reference for Output B Signal.
12	NC	No Connect.
13	NC	No Connect.
14	GND <sub>ISO</sub>	Ground Reference for Output A Signal and Isolated Output Supply Voltage.
15	V <sub>ISO</sub>	Isolated Output Supply Voltage.
16	VOA	Output A Signal.

**Table 9. Truth Table (Positive Logic)** 

V <sub>IA</sub> Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State <sup>1</sup>	V <sub>ISO</sub> State <sup>1</sup>	V <sub>DDB</sub> State <sup>1</sup>	V <sub>OA</sub> Output	V <sub>OB</sub> Output	Notes
	<u> </u>		.50		•	-	140(63
High	High	Powered	Powered	Powered	High	High	
High	Low	Powered	Powered	Powered	High	Low	
Low	High	Powered	Powered	Powered	Low	High	
Low	Low	Powered	Powered	Powered	Low	Low	
Χ	Х	UVLO	Unpowered	X	Low	Low	Output returns to input state within 1 $\mu$ s of $V_{DD1}$ power restoration.
Χ	X	Powered	UVLO	Unpowered	Low	Low	Output returns to input state within 1 $\mu$ s of $V_{ISO}$ and $V_{DDB}$ power restoration.
Χ	High	Powered	UVLO	Powered	Low	High	Output returns to input state within 1 µs of V <sub>ISO</sub> power restoration.
Χ	Low	Powered	UVLO	Powered	Low	Low	Output returns to input state within 1 µs of V <sub>ISO</sub> power restoration.
High	Х	Powered	Powered	UVLO	High	Low	$V_{\text{OB}}$ output returns to input state within 1 $\mu$ s of $V_{\text{DDB}}$ power restoration.
Low	Х	Powered	Powered	UVLO	Low	Low	$V_{\text{OB}}$ output returns to input state within 1 $\mu$ s of $V_{\text{DDB}}$ power restoration.

 $<sup>^{\</sup>rm 1}$  UVLO represents either a voltage below the UVLO threshold for that supply or absence of power.

### TYPICAL PERFOMANCE CHARACTERISTICS




Figure 4. Typical V<sub>ISO</sub> Supply Voltage vs. I<sub>ISO</sub> External Load Current




Figure 5. Typical V<sub>DD1</sub> Supply Current vs. V<sub>ISO</sub> External Load Current




Figure 6. Typical  $V_{\text{ISO}}$  Supply Efficiency vs.  $V_{\text{ISO}}$  External Load Current




Figure 7. Typical V<sub>ISO</sub> Output Voltage at Maximum Combined Load Over Temperature




Figure 8. Typical Current Consumption for  $V_{OA}$  or  $V_{OB}$  Outputs,  $C_L = 200 pF$ 




Figure 9. Typical  $V_{OH}$  Drop vs.  $I_{OH}$  ( $V_{DD1} = 5 V$ ,  $V_{DDB}$ ,  $V_{ISO} = 12 V$  to 18 V)




Figure 10. Typical  $V_{OL}$  vs.  $I_{OL}$  ( $V_{DD1} = 5 V$ ,  $V_{DDB}$ ,  $V_{ISO} = 12 V$  to 18 V)





Figure 11. Typical Propagation Delay vs. Temperature



 ${\it Figure~12. Power~Dissipation~vs.~Load~Impedance~for~Fault~Conditions}$ 




Figure 13. Current Available at the Output vs. PWM Duty Factor for  $V_{DD1} = 5 \text{ V}$ 




Figure 14. Upper/Lower  $V_{ADJ}$  Voltage Divider Resistor Values to Determine PWM Duty Factor for  $V_{DD1} = 5 V$ 

### APPLICATIONS INFORMATION

#### THEORY OF OPERATION

The dc-to-dc converter section of the ADuM5230 works on principles that are common to most modern power supply designs. It is implemented as an open-loop PWM controller, which sets the power level being transferred to the secondary.  $V_{\rm DD1}$  power is supplied to an oscillating circuit that switches current into a chip-scale air core transformer. On the secondary side, power is rectified to a dc voltage. The voltage is then clamped to approximately 18 V and provided to the secondary side  $V_{\rm OA}$  data channel and to the  $V_{\rm ISO}$  pin for external use. The output voltage is unregulated and varies with load.

The PWM duty cycle is set by internal bias elements, but can be controlled externally through the  $V_{\text{ADJ}}$  pin with an external resistor network. This feature allows the user to boost the available power at the secondary, or reduce excess power if it is not required for the application (see the Power Consumption section).

Undervoltage lockouts are provided on the  $V_{\rm DD1},\,V_{\rm DDB},$  and  $V_{\rm ISO}$  supply lines to interlock the data channels from low supply voltages.

### **PC BOARD LAYOUT**

The ADuM5230 digital isolator with a 150 mW isoPower integrated dc-to-dc converter requires no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 15). The power supply section of the ADuM5230 uses a very high oscillator frequency to pass power efficiently through its chip scale transformers. In addition, the normal operation of the data section of the *i*Coupler<sup>®</sup> introduces switching transients on the power supply pins. Bypass capacitors are required for several operating frequencies. Noise suppression requires a low inductance high frequency capacitor; ripple suppression and proper regulation require a large value capacitor. These are most conveniently connected between Pin 1 and Pin 2 for V<sub>DD1</sub> and between Pin 15 and Pin 14 for  $V_{\text{ISO}}$ . To suppress noise and reduce ripple, a parallel combination of at least two capacitors is required. The recommended capacitor values are 0.1 µF and 10 μF. It is strongly recommended that a very low inductance ceramic or equivalent capacitor be used for the smaller value. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing with noise suppression and stiffening capacitors is recommended between Pin 1 and Pin 2, a bypass capacitor is recommended between Pin 7 and Pin 8. Bypassing with noise suppression and stiffening capacitors is recommended between Pin 14 and Pin 15.




Figure 15. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this may cause voltage differentials between pins exceeding the absolute maximum ratings specified in Table 6, leading to latch-up and/or permanent damage.

The ADuM5230 is a power device that dissipates about 1 W of power when fully loaded and run at maximum speed. Because it is not possible to apply a heat sink to an isolation device, the device primarily depends on heat dissipation into the PCB through the GND pins. If the device is used at high ambient temperatures, care should be taken to provide a thermal path from the GND pins to the PCB ground plane. The board layout in Figure 15 shows enlarged pads for Pin 1 and Pin 8. Multiple vias should be implemented from the pad to the ground plane. This significantly reduces the temperatures inside the chip. The dimensions of the expanded pads are left to the discretion of the designer and the available board space.


### THERMAL ANALYSIS

The ADuM5230 part consists of several internal die attached to three lead frames, each with a die attach paddle. For the purposes of thermal analysis, the device is treated as a thermal unit with the highest junction temperature reflected in the  $\theta_{JA}$  parameter shown in Table 2. The value of  $\theta_{JA}$  is based on measurements taken with the part mounted on a JEDEC standard four-layer board with fine width traces and still air. Under normal operating conditions, the ADuM5230 operates at full load across the full temperature range without derating the output current. However, following the recommendations in the PC Board Layout section decreases the thermal resistance to the PCB, allowing increased thermal margin in high ambient temperatures.

Under output short-circuit conditions, as shown in Figure 12, the package power dissipation is within safe operating limits; however, if the load is in the 100  $\Omega$  range, power dissipation is high enough to cause thermal damage when the ambient temperature is above 80°C. Care should be taken to avoid excessive nonshort loads if the part is to be operated at high temperatures.

### PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output may differ from the propagation delay to a logic high.



Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal timing is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM5230 component.

### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than 1  $\mu s$ , a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than about 5  $\mu s$ , the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 9) by the watchdog timer circuit.

The limitation on the ADuM5230 magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (= d\beta / dt) \sum_{n} \pi r_n 2$$
;  $n = 1, 2, ..., N$ 

where:

 $\beta$  is magnetic flux density (gauss).

N is the number of turns in the receiving coil.  $r_n$  is the radius of the n<sup>th</sup> turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM5230 and an imposed requirement that the induced voltage be at most 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 17.




Figure 17. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and was of the worst-case polarity), it would reduce the received pulse from >1.0 V to 0.75 V, still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM5230 transformers. Figure 18 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM5230 is extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example noted, the user would have to place a 0.5 kA current 5 mm away from the ADuM5230 to affect the operation of the component.




Figure 18. Maximum Allowable Current for Various Current-to-ADuM5230 Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by PCB traces may induce error voltages sufficiently large enough to trigger the thresholds of

succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

#### **POWER CONSUMPTION**

The power converter in the ADuM5230 provides 13 mA of power to the secondary in its default configuration. Power is provided to both the data channel,  $V_{OA}$ , and the  $V_{ISO}$  pin for off-chip use. Current consumption of  $V_{OA}$  varies with frequency as shown in Figure 8. The maximum available power for external use decreases as the frequency of the data channel increases to stay within the total available current.

### **INCREASING AND DECREASING AVAILABLE POWER**

The  $V_{\text{ADJ}}$  pin is used to increase or decrease the available power at the  $V_{\text{ISO}}$  pin. This allows the increase of the  $V_{\text{ISO}}$  voltage for a given load or the increase of the maximum  $V_{\text{ISO}}$  load. Alternatively, power can also be reduced when it is not required at the output, lowering the quiescent current and saving power.

Power adjustment is accomplished by adding a voltage divider between  $V_{ADJ}$ ,  $V_{DD1}$  and GND as shown in Figure 25. Under normal operation, the  $V_{ADJ}$  pin is left open, allowing the internal bias network to set the duty factor of the internal PWM. If the  $V_{ADJ}$  pin is connected via a resistor divider, a duty factor other than the default can be chosen. The relationship between the duty factor of the internal PWM and the available power under

load is shown in Figure 13. When the desired duty factor is chosen, the values of the upper and lower divider resistors can be chosen as shown in Figure 14, which assumes a 10  $k\Omega$  total divider resistance.

### **COMMON-MODE TRANSIENT IMMUNITY**

In general, common-mode transients consist of linear and sinusoidal components. The linear component of a commonmode transient is given by

$$V_{CM, linear} = (\Delta V / \Delta t) t$$

where  $\Delta V/\Delta t$  is the slope of the transient shown in Figure 19 and Figure 20.

The transient of the linear component is given by

$$dV_{CM}/dt = \Delta V/\Delta t$$

The ability of the ADuM5230 to operate correctly in the presence of linear transients is characterized by the data in Figure 22. The data is based on design simulation and is the maximum linear transient magnitude that the ADuM5230 can tolerate without an operational error. This data shows a higher level of robustness than what is shown in Table 1 because the transient immunity values obtained in Table 1 use measured data and apply allowances for measurement error and margin.




Figure 19. Common-Mode Transient Immunity Waveforms—Input to Output




Figure 20. Common-Mode Transient Immunity Waveforms—Between Outputs




Figure 21. Transient Immunity Waveforms—Output Supplies




Figure 22. Transient Immunity (Linear Transients) vs. Temperature

The sinusoidal component (at a given frequency) is given by

$$V_{CM, sinusoidal} = V_0 \sin(2\pi f t)$$

where

 $V_0$  is the magnitude of the sinusoidal. f is the frequency of the sinusoidal.

The transient magnitude of the sinusoidal component is given by

$$dV_{CM}/dt = 2\pi f V_0$$

The ability of the ADuM5230 to operate correctly in the presence of sinusoidal transients is characterized by the data in Figure 23 and Figure 24. The data is based on design simulation and is the maximum sinusoidal transient magnitude ( $2\pi f \, V_0$ ) that the ADuM5230 can tolerate without an operational error. Values for immunity against sinusoidal transients are not included in Table 1 because measurements to obtain such values have not been possible.




Figure 23. Transient Immunity (Sinusoidal Transients), 27℃ Ambient Temperature




Figure 24. Transient Immunity (Sinusoidal Transients), 100°C Ambient Temperature

#### TYPICAL APPLICATION USAGE

The ADuM5230 is intended for driving low gate capacitance transistors (200 pF typically). Most high voltage applications involve larger transistors than this. To accommodate these applications, users can implement a buffer configuration with the ADuM5230, as shown in Figure 25. In many cases, the buffer configuration is the least expensive option and provides the greatest amount of design flexibility. The precise buffer/high voltage transistor combination can be selected to fit the needs of the application.




Figure 25. Application Circuit

#### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation depends on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices conducts an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM5230.


Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. Table 7 summarizes the peak voltages for 50 years of service life for a bipolar ac operating condition and the maximum Analog Devices


recommended working voltages. In many cases, the approved working voltage is higher than the 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.


The insulation lifetime of the ADuM5230 depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 26, Figure 27, and Figure 28 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the maximum working voltage recommended by Analog Devices.


In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 7 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross insulation voltage waveform that does not conform to Figure 27 or Figure 28 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 7. Note that the voltage presented in Figure 27 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.







### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 29. 16-Lead Standard Small Outline Package [SOIC\_W]
Wide Body
(RW-16)
Dimensions shown in millimeters (inches)

### **ORDERING GUIDE**

Model	No. of Channels	Output Peak Current (A) <sup>1</sup>	Output Voltage (V)	Temperature Range	Package Description	Package Option
ADuM5230ARWZ <sup>2</sup>	2	0.1/0.3	15	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM5230ARWZ-RL <sup>2</sup>	2	0.1/0.3	15	−40°C to +105°C	16-Lead SOIC_W, 13-inch Tape and Reel Option (1,000 Units)	RW-16

<sup>&</sup>lt;sup>1</sup> Sourcing/sinking.

<sup>&</sup>lt;sup>2</sup> Z = RoHS Compliant Part.

ADuM5230
----------

NOTES