## Features

- AS7C1024A (5V version)
- AS7C31024A (3.3V version)
- Industrial and commercial temperatures
- Organization: 131,012 words x 8 bits
- High speed
- 10/12/15/20 ns address access time
- 3/3/4/5 ns output enable access time
- Low power consumption: ACTIVE
- 660 mW (AS7C1024A) / max @ 10 ns
- 324 mW (AS7C31024A) / max @ 10 ns
- Low power consumption: STANDBY
- 55 mW (AS7C1024A) / max CMOS
- 36 mW (AS7C31024A) / max CMOS

Logic block diagram


- Latest 6T 0.25u CMOS technology
- 2.0 V data retention
- Easy memory expansion with $\overline{\mathrm{CE}}, \mathrm{CE} 2, \overline{\mathrm{OE}}$ inputs
- TTL/LVTTL-compatible, three-state I/O
- 32-pin JEDEC standard packages
- 300 mil SOJ
- 400 mil SOJ
- $8 \times 20 \mathrm{~mm}$ TSOP I
- ESD protection $\geq 2000$ volts
- Latch-up current $\geq 200 \mathrm{~mA}$

Pin arrangement


Selection guide

|  | AS7C1024A-10 <br> AS7C31024A-10 | AS7C1024A-12 <br> AS7C31024A-12 | AS7C1024A-15 <br> AS7C31024A-15 | AS7C1024A-20 <br> AS7C31024A-20 | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum address access time | 10 | 12 | 15 | 20 | ns |
| Maximum output enable access time | 3 | 3 | 4 | 5 | ns |
| Maximum <br> operating current | ASAS7C1024A | 120 | 110 | 100 | 100 |
|  | AS7C31024A | 90 | 80 | 80 | mA |
| Maximum CMOS <br> standby current | AS7C1024A | 10 | 10 | 10 | 80 |
|  | AS7C31024A | 10 | 10 | 10 | mA |

## Functional description

The AS7C1024A and AS7C31024A are high performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) devices organized as 131,012 words x 8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.
Equal address access and cycle times $\left(\mathrm{t}_{\mathrm{AA}}, \mathrm{t}_{\mathrm{RC}}, \mathrm{t}_{\mathrm{WC}}\right)$ of $10 / 12 / 15 / 20 \mathrm{~ns}$ with output enable access times ( $\mathrm{t}_{\mathrm{OE}}$ ) of $3 / 3 / 4 / 5 \mathrm{~ns}$ are ideal for high performance applications. Active high and low chip enables ( $\overline{\mathrm{CE}}, \mathrm{CE} 2$ ) permit easy memory expansion with multiple-bank systems.
When $\overline{\mathrm{CE} 1}$ is high or CE2 is low the devices enter standby mode. If inputs are still toggling, the device will consume $\mathrm{I}_{\mathrm{SB}}$ power. If the bus is static, then full standby power is reached $\left(\mathrm{I}_{\mathrm{SB} 1}\right)$. For example, the AS7C31024A is guaranteed not to exceed 36 mW under nominal full standby conditions. All devices in this family will retain data when VCC is reduced as low as 2.0 V .
A write cycle is accomplished by asserting write enable ( $\overline{\mathrm{WE}}$ ) and both chip enables ( $\overline{\mathrm{CE} 1}, \mathrm{CE} 2$ ). Data on the input pins I/O0-I/O7 is written on the rising edge of $\overline{\mathrm{WE}}$ (write cycle 1) or the active-to-inactive edge of $\overline{\mathrm{CE} 1}$ or CE2 (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable ( $\overline{\mathrm{OE}}$ ) or write enable ( $\overline{\mathrm{WE}}$ ).

A read cycle is accomplished by asserting output enable ( $\overline{\mathrm{OE}})$ and both chip enables ( $\overline{\mathrm{CE}} 1$, CE2), with write enable ( $\overline{\mathrm{WE}}$ ) high. The chips drive I/O pins with the data word referenced by the input address. When either chip enable is inactive, output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

## Absolute maximum ratings

| Parameter |  | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Voltage on $\mathrm{V}_{\text {CC }}$ relative to GND | AS7C1024A | $\mathrm{V}_{\mathrm{t} 1}$ | -0.50 | +7.0 | V |
|  | AS7C31024A | $\mathrm{V}_{\mathrm{t} 1}$ | -0.50 | +5.0 | V |
| Voltage on any pin relative to GND | Both | $\mathrm{V}_{\mathrm{t} 2}$ | -0.50 | $\mathrm{~V}_{\mathrm{CC}}+0.50$ | V |
| Power dissipation | Both | $\mathrm{P}_{\mathrm{D}}$ | - | 1.0 | W |
| Storage temperature (plastic) | Both | $\mathrm{T}_{\text {stg }}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Ambient temperature with $\mathrm{V}_{\text {CC }}$ applied | Both | $\mathrm{T}_{\text {bias }}$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DC current into outputs (low) | Both | $\mathrm{I}_{\text {OUT }}$ | - | 20 | mA |

Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Truth table

| $\overline{\text { CE1 }}$ | CE2 | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Data | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | High Z | Standby $\left(\mathrm{I}_{\mathrm{SB}}, \mathrm{I}_{\mathrm{SB} 1}\right)$ |
| X | L | X | X | High Z | Standby $\left(\mathrm{I}_{\mathrm{SB}}, \mathrm{I}_{\mathrm{SB} 1}\right)$ |
| L | H | H | H | High Z | Output disable $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | H | L | $\mathrm{D}_{\mathrm{OUT}}$ | Read ( $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | L | X | $\mathrm{D}_{\text {IN }}$ | Write ( ICC$)$ |

Key: $\mathrm{X}=$ Don't Care, $\mathrm{L}=$ Low, $\mathrm{H}=$ High

Recommended operating conditions

| Parameter | Device | Symbol | Min | Nominal | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | AS7C1024A | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5.0 | 5.5 | V |
|  | AS7C31024A | $\mathrm{V}_{\mathrm{CC}}$ | 3.0 | 3.3 | 3.6 | V |
| Input voltage | ASAS7C1024A | $\mathrm{V}_{\mathrm{IH}}$ | 2.2 | - | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
|  | AS7C31024A | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | - | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
|  |  | $\mathrm{~V}_{\mathrm{IL}}{ }^{\dagger}$ | -0.5 | - | 0.8 | V |
| Ambient operating temperature | commercial | $\mathrm{T}_{\mathrm{A}}$ | 0 | - | 70 | ${ }^{\circ} \mathrm{C}$ |
|  | industrial | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | 85 | ${ }^{\circ} \mathrm{C}$ |

$\dagger \mathrm{V}_{\mathrm{IL}}$ min. $=-3.0 \mathrm{~V}$ for pulse width less than $\mathrm{t}_{\mathrm{RC} / 2}$.
DC operating characteristics (over the operating range) ${ }^{1}$

| Parameter | Sym | Test conditions | Device | -10 |  | -12 |  | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Input leakage current | $\left\|\mathrm{I}_{\mathrm{LI}}\right\|$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ | Both | - | 1 | - | 1 | - | 1 | - | 1 | $\mu \mathrm{A}$ |
| Output leakage current | $\left\|\mathrm{I}_{\mathrm{LO}}\right\|$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \overline{\mathrm{CE1}}=\mathrm{V}_{\mathrm{IH}} \text { or } \\ \mathrm{CE} 2=\mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{GND} \text { to } \mathrm{V}_{\mathrm{CC}} \end{gathered}$ | Both | - | 1 | - | 1 | - | 1 | - | 1 | $\mu \mathrm{A}$ |
| Operating power supply current | $\mathrm{I}_{\mathrm{CC}}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \overline{\mathrm{CE1}}=\mathrm{V}_{\mathrm{IL}}, \\ \mathrm{CE} 2=\mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\text {Max }}, \mathrm{I}_{\mathrm{OUT}}=0 \\ \mathrm{~mA} \end{gathered}$ | AS7C1024A | - | 120 | - | 110 | - | 100 | - | 100 | mA |
|  |  |  | AS7C31024A | - | 90 | - | 80 | - | 80 | - | 80 |  |
| Standby power supply current | $\mathrm{I}_{\text {SB }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \overline{\mathrm{CE} 1} \geq \mathrm{V}_{\mathrm{IH}} \text { and } / \text { or } \\ \mathrm{CE} 2 \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \\ \mathrm{f}=\mathrm{f}_{\mathrm{Max}}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{gathered}$ | AS7C1024A | - | 30 | - | 25 | - | 20 | - | 20 | mA |
|  |  |  | AS7C31024A | - | 30 | - | 25 | - | 20 | - | 20 |  |
|  | $\mathrm{I}_{\text {SB1 }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \overline{\mathrm{CE1}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{GND}+0.2 \mathrm{~V} \text { or } \\ \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{f}=0 \end{gathered}$ | AS7C1024A | - | 10 | - | 10 | - | 10 | - | 15 | mA |
|  |  |  | AS7C31024A | - | 10 | - | 10 | - | 10 | - | 15 |  |
| Output voltage | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$ |  | - | 0.4 | - | 0.4 | - | 0.4 | - | 0.4 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$ |  | 2.4 | - | 2.4 | - | 2.4 | - | 2.4 | - | V |
| Data retention current | ICCDR | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V} \\ \overline{\mathrm{CE} 1} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ \mathrm{CE} 2 \leq 0.2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{gathered}$ | AS7C1024A | - | 1 | - | 1 | - | 1 | - | 5 | mA |
|  |  |  | AS7C31024A | - | 1 | - | 1 | - | 1 | - | 5 | mA |

Capacitance ( $\mathrm{f}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=$ NOMINAL) $)^{2}$

| Parameter | Symbol | Signals | Test conditions | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | $\mathrm{C}_{\mathrm{IN}}$ | $\mathrm{A}, \overline{\mathrm{CE} 1}, \mathrm{CE} 2, \overline{\mathrm{WE}}, \overline{\mathrm{OE}}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 5 | pF |
| I/O capacitance | $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | 7 | pF |

Read cycle (over the operating range) ${ }^{3,9,12}$

| Parameter | Symbol | -10 |  | -12 |  | -15 |  | -20 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| Read cycle time | $\mathrm{t}_{\mathrm{RC}}$ | 10 | - | 12 | - | 15 | - | 20 | - | ns |  |
| Address access time | $\mathrm{t}_{\mathrm{AA}}$ | - | 10 | - | 12 | - | 15 | - | 20 | ns | 3 |
| Chip enable ( $\overline{\mathrm{CE} 1}$ ) access time | $\mathrm{t}_{\text {ACE1 }}$ | - | 10 | - | 12 | - | 15 | - | 20 | ns | 3,12 |
| Chip enable (CE2) access time | $\mathrm{t}_{\text {ACE2 }}$ | - | 10 | - | 12 | - | 15 | - | 20 | ns | 3, 12 |
| Output enable ( $\overline{\mathrm{OE}}$ ) access time | $\mathrm{t}_{\mathrm{OE}}$ | - | 3 | - | 3 | - | 4 | - | 5 | ns |  |
| Output hold from address change | ${ }^{\text {OH }}$ | 2 | - | 3 | - | 3 | - | 3 | - | ns | 5 |
| $\overline{\mathrm{CE1}}$ Low to output in low Z |  | 0 | - | 0 | - | 0 | - | 0 | - | ns | 4, 5, 12 |
| CE2 High to output in low Z | $\mathrm{t}_{\text {CLZ2 }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns | 4, 5, 12 |
| $\overline{\mathrm{CE1}}$ Low to output in high Z | ${ }^{\text {t }}$ CHZ 1 | - | 3 | - | 3 | - | 4 | - | 5 | ns | 4, 5, 12 |
| CE2 Low to output in high Z | $\mathrm{t}_{\text {CHZ2 }}$ | - | 3 | - | 3 | - | 4 | - | 5 | ns | 4, 5, 12 |
| $\overline{\mathrm{OE}}$ Low to output in low Z | $\mathrm{t}_{\text {OLZ }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns | 4, 5 |
| $\overline{\mathrm{OE}}$ High to output in high Z | ${ }^{\text {t }}$ OHZ | - | 3 | - | 3 | - | 4 | - | 5 | ns | 4, 5 |
| Power up time | $\mathrm{t}_{\text {PU }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns | 4, 5, 12 |
| Power down time | $t_{\text {PD }}$ | - | 10 | - | 12 | - | 15 | - | 20 | ns | 4, 5, 12 |

Key to switching waveforms
Rising input $\quad \square$ Falling input Undefined / don't care

Read waveform 1 (address controlled) 3,6,7,9,12


Read waveform $2(\overline{\mathrm{CE} 1}, \mathrm{CE} 2 \text {, and } \overline{\mathrm{OE}} \text { controlled })^{3,6,8,9,12}$


Write cycle (over the operating range) ${ }^{11,12}$

| Parameter | Symbol | -10 |  | -12 |  | -15 |  | -20 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| Write cycle time | $\mathrm{t}_{\mathrm{WC}}$ | 10 | - | 12 | - | 15 | - | 20 | - | ns |  |
| Chip enable ( $\overline{\mathrm{CE} 1}$ ) to write end | ${ }^{\text {chw }}$ | 8 | - | 10 | - | 12 | - | 12 | - | ns | 12 |
| Chip enable (CE2) to write end | $\mathrm{t}_{\mathrm{CW} 2}$ | 8 | - | 10 | - | 12 | - | 12 | - | ns | 12 |
| Address setup to write end | $\mathrm{t}_{\text {AW }}$ | 8 | - | 9 | - | 10 | - | 12 | - | ns |  |
| Address setup time | $\mathrm{t}_{\text {AS }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns | 12 |
| Write pulse width | $\mathrm{t}_{\text {WP }}$ | 7 | - | 8 | - | 9 | - | 12 | - | ns |  |
| Address hold from end of write | $\mathrm{t}_{\text {AH }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |  |
| Data valid to write end | $\mathrm{t}_{\text {DW }}$ | 5 | - | 6 | - | 8 | - | 10 | - | ns |  |
| Data hold time | $\mathrm{t}_{\mathrm{DH}}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns | 4, 5 |
| Write enable to output in high Z | $\mathrm{t}_{\mathrm{WZ}}$ | - | 6 | - | 6 | - | 6 | - | 8 | ns | 4, 5 |
| Output active from write end | ${ }^{\text {tow }}$ | 1 | - | 1 | - | 1 | - | 2 | - | ns | 4, 5 |

Write waveform 1 ( $\overline{\mathrm{WE}}$ controlled) $)^{10,11,12}$


Write waveform 2 ( $\overline{\mathrm{CE} 1}$ and CE2 controlled) $)^{10,11,12}$


Data retention characteristics (over the operating range)

| Parameter | Symbol | Test conditions | Device | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ for data retention | VDR | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V} \\ \overline{\mathrm{CE} 1} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ \mathrm{CE} 2 \leq 0.2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \\ \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{gathered}$ |  | 2.0 | - | V |
| Chip deselect to data retention time | tCDR |  |  | 0 | - | ns |
| Operation recovery time | tR |  |  | $\mathrm{t}_{\mathrm{RC}}$ | - | ns |
| Input leakage current | ILI \| |  |  | - | 1 | $\mu \mathrm{A}$ |

## Data retention waveform



## AC test conditions

- Output load: see Figure B or Figure C.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 2 ns . See Figure A.
- Input and output timing reference levels: 1.5 V .


Figure A: Input pulse


Figure B: 5V Output load

Thevenin equivalent:
$\mathrm{D}_{\mathrm{OUT}} \stackrel{168 \mathrm{~W}}{\longrightarrow}+1.728 \mathrm{~V}(5 \mathrm{~V}$ and 3.3 V$)$


Figure C: 3.3V Output load

Notes

[^0]Package dimensions


|  | 32-pin SOJ 300 <br> mil |  |  | 32-pin SOJ 400 <br> mil |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |  |
| A | - | 0.145 | - | 0.145 |  |  |
| A1 | 0.025 | - | 0.025 | - |  |  |
| A2 | 0.086 | 0.105 | 0.086 | 0.115 |  |  |
| B | 0.026 | 0.032 | 0.026 | 0.032 |  |  |
| b | 0.014 | 0.020 | 0.015 | 0.020 |  |  |
| C | 0.006 | 0.013 | 0.007 | 0.013 |  |  |
| D | 0.820 | 0.830 | 0.820 | 0.830 |  |  |
| E | 0.250 | 0.275 | 0.360 | 0.380 |  |  |
| E1 | 0.292 | 0.305 | 0.395 | 0.405 |  |  |
| E2 | 0.330 | 0.340 | 0.435 | 0.445 |  |  |
| e | 0.050 BSC |  |  | 0.050 |  | BSC |



|  | 32-pin TSOP $\mathbf{8 \times 2 0} \mathbf{~ m m}$ |  |
| :---: | :---: | :---: |
|  | Min | Max |
| A | - | 1.20 |
| A1 | 0.05 | 0.15 |
| A2 | 0.95 | 1.05 |
| b | 0.17 | 0.27 |
| c | 0.10 | 0.21 |
| D | 18.20 | 18.60 |
| e | 0.50 nominal |  |
| E | 7.80 | 8.20 |
| Hd | 19.80 | 20.20 |
| L | 0.50 | 0.70 |
| $\alpha$ | $0^{\circ}$ | $5^{\circ}$ |

Ordering codes

| Package \Access time | Volt/Temp | 10 ns | 12 ns | 15 ns | 20 ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Plastic SOJ, 300 mL | 5V commercial | AS7C1024A-10TJC | AS7C1024A-12TJC | AS7C1024A-15TJC | AS7C1024A-20TJC |
|  | 5 V industrial | AS7C1024A-10TJI | AS7C1024A-12TJI | AS7C1024A-15TJI | AS7C1024A-20TJI |
|  | 3.3 V commercial | AS7C31024A-10TJC | AS7C31024A-12TJC | AS7C31024A-15TJC | AS7C31024A-20TJC |
|  | 3.3 V industrial | AS7C31024A-10TJI | AS7C31024A-12TJI | AS7C31024A-15TJI | AS7C31024A-20TJI |
| Plastic SOJ, 400 mL | 5 V commercial | AS7C1024A-10JC | AS7C1024A-12JC | AS7C1024A-15JC | AS7C1024A-20JC |
|  | 5 V industrial | AS7C1024A-10JI | AS7C1024A-12JI | AS7C1024A-15JI | AS7C1024A-20JI |
|  | 3.3 V commercial | AS7C31024A-10JC | AS7C31024A-12JC | AS7C31024A-15JC | AS7C31024A-20JC |
|  | 3.3 V industrial | AS7C31024A-10JI | AS7C31024A-12JI | AS7C31024A-15JI | AS7C31024A-20JI |
| TSOP $8 \times 20$ | 5 V commercial | AS7C1024A-10TC | AS7C1024A-12TC | AS7C1024A-15TC | AS7C1024A-20TC |
|  | 5 V industrial | AS7C1024A-10TI | AS7C1024A-12TI | AS7C1024A-15TI | AS7C1024A-20TI |
|  | 3.3 V commercial | AS7C3 1024A-10TC | AS7C31024A-12TC | AS7C31024A-15TC | AS7C31024A-20TC |
|  | 3.3 V industrial | AS7C31024A-10TI | AS7C31024A-12TI | AS7C31024A-15TI | AS7C31024A-20TI |

Part numbering system

| AS7C | $\mathbf{X}$ | $\mathbf{1 0 2 4}$ | $\mathbf{- X X}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SRAM <br> prefix | Blank=5V CMOS <br> $3=3.3 V$ CMOS | Device <br> number | Access <br> time | Package:T=TSOP $8 \times 20$ <br> J=SOJ 400 mil <br> TJ=SOJ 300 mil | Temperature range <br> I $=$ Commercial, $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |


[^0]:    During $\mathrm{V}_{\mathrm{CC}}$ power-up, a pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on $\overline{\mathrm{CE1}}$ is required to meet $\mathrm{I}_{\mathrm{SB}}$ specification.
    This parameter is sampled and not $100 \%$ tested.
    For test conditions, see $A C$ Test Conditions, Figures A, B, and C.
    ${ }^{\mathrm{t}_{\mathrm{CLZ}}}$ and $\mathrm{t}_{\mathrm{CHZ}}$ are specified with $\mathrm{CL}=5 \mathrm{pF}$, as in Figure C. Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.
    5 This parameter is guaranteed, but not $100 \%$ tested.
    $6 \quad \overline{\mathrm{WE}}$ is High for read cycle.
    $7 \overline{\mathrm{CE} 1}$ and $\overline{\mathrm{OE}}$ are Low and CE2 is High for read cycle.
    8 Address valid prior to or coincident with $\overline{\mathrm{CE} 1}$ transition Low.
    9 All read cycle timings are referenced from the last valid address to the first transitioning address.
    $10 \overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$ must be High or CE2 Low during address transitions. Either $\overline{\mathrm{CE} 1}$ or $\overline{\mathrm{WE}}$ asserting high terminates a write cycle.
    11 All write cycle timings are referenced from the last valid address to the first transitioning address.
    $12 \overline{\mathrm{CE} 1}$ and CE2 have identical timing.
    $13 \mathrm{C}=30 \mathrm{pF}$, except all high Z and low Z parameters, $\mathrm{C}=5 \mathrm{pF}$.

