January 2001 Advance Information



AS7C1024A AS7C31024A


5V/3.3V 128KX8 CMOS SRAM (Evolutionary Pinout)

Features


- AS7C1024A (5V version)
- AS7C31024A (3.3V version)
- Industrial and commercial temperatures
- Organization: 131,012 words x 8 bits
- High speed
 - 10/12/15/20 ns address access time
 - 3/3/4/5 ns output enable access time
- Low power consumption: ACTIVE
 - 660 mW (AS7C1024A) / max @ 10 ns
 - 324 mW (AS7C31024A) / max @ 10 ns
- Low power consumption: STANDBY
 - 55 mW (AS7C1024A) / max CMOS
 - 36 mW (AS7C31024A) / max CMOS

- Latest 6T 0.25u CMOS technology
- 2.0V data retention
- Easy memory expansion with CE1, CE2, OE inputs
- TTL/LVTTL-compatible, three-state I/O
- 32-pin JEDEC standard packages
 - 300 mil SOJ
- 400 mil SOJ
- 8×20 mm TSOP I
- ESD protection \geq 2000 volts
- Latch-up current $\geq 200 \text{ mA}$

Logic block diagram



Pin arrangement



Selection guide

		AS7C1024A-10 AS7C31024A-10	AS7C1024A-12 AS7C31024A-12	AS7C1024A-15 AS7C31024A-15	AS7C1024A-20 AS7C31024A-20	Unit
Maximum address a	ccess time	10	12	15	20	ns
Maximum output er	nable access time	3	3	4	5	ns
Maximum	ASAS7C1024A	120	110	100	100	mA
operating current	AS7C31024A	90	80	80	80	mA
Maximum CMOS	AS7C1024A	10	10	10	15	mA
standby current	AS7C31024A	10	10	10	15	mA

Functional description

The AS7C1024A and AS7C31024A are high performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) devices organized as 131,012 words x 8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA} , t_{RC} , t_{WC}) of 10/12/15/20 ns with output enable access times (t_{OE}) of 3/3/4/5 ns are ideal for high performance applications. Active high and low chip enables ($\overline{CE1}$, CE2) permit easy memory expansion with multiple-bank systems.

When $\overline{\text{CE1}}$ is high or CE2 is low the devices enter standby mode. If inputs are still toggling, the device will consume I_{SB} power. If the bus is static, then full standby power is reached (I_{SB1}). For example, the AS7C31024A is guaranteed not to exceed 36mW under nominal full standby conditions. All devices in this family will retain data when VCC is reduced as low as 2.0V.

A write cycle is accomplished by asserting write enable (\overline{WE}) and both chip enables ($\overline{CE1}$, CE2). Data on the input pins I/O0-I/O7 is written on the rising edge of \overline{WE} (write cycle 1) or the active-to-inactive edge of $\overline{CE1}$ or CE2 (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (\overline{WE}).

A read cycle is accomplished by asserting output enable ($\overline{\text{OE}}$) and both chip enables ($\overline{\text{CE1}}$, CE2), with write enable ($\overline{\text{WE}}$) high. The chips drive I/O pins with the data word referenced by the input address. When either chip enable is inactive, output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

Parameter		Symbol	Min	Max	Unit
Voltage on V _{CC} relative to GND	AS7C1024A	V _{t1}	-0.50	+7.0	V
voltage on v _{CC} relative to GivD	AS7C31024A	V _{t1}	-0.50	+5.0	V
Voltage on any pin relative to GND	Both	V _{t2}	-0.50	V _{CC} +0.50	V
Power dissipation	Both	P _D	_	1.0	W
Storage temperature (plastic)	Both	T _{stg}	-65	+150	°C
Ambient temperature with V_{CC} applied	Both	T _{bias}	-55	+125	°C
DC current into outputs (low)	Both	I _{OUT}	_	20	mA

Absolute maximum ratings

Note: Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

CE1	CE2	WE	OE	Data	Mode
Н	Х	Х	Х	High Z	Standby (I _{SB} , I _{SB1})
Х	L	Х	Х	High Z	Standby (I _{SB} , I _{SB1})
L	Н	Н	Н	High Z	Output disable (I _{CC})
L	Н	Н	L	D _{OUT}	Read (I _{CC})
L	Н	L	Х	D _{IN}	Write (_{ICC})

Key: X = Don't Care, L = Low, H = High

Recommended operating conditions

Parameter	Device	Symbol	Min	Nominal	Max	Unit
Supply voltage	AS7C1024A	V _{CC}	4.5	5.0	5.5	V
Supply voltage	AS7C31024A	V _{CC}	3.0	3.3	3.6	V
	ASAS7C1024A	V _{IH}	2.2	_	$V_{CC} + 0.5$	V
Input voltage	AS7C31024A	V _{IH}	2.0	_	$V_{CC} + 0.5$	V
		v _{IL} †	-0.5	_	0.8	V
Ambient operating temperature	commercial	T _A	0	_	70	°C
Ambient operating temperature	industrial	T _A	-40	_	85	°C

R

[†] $\overline{V_{IL}min. = -3.0V}$ for pulse width less than $t_{RC/2}$.

DC operating characteristics (over the operating range) I

				-1	0	-1	2	-1	5	-2	20	Unit
Parameter	Sym	Test conditions	Device	Min	Max	Min	Max	Min	Max	Min	Max	Omt
Input leakage current	$ I_{LI} $	V_{CC} = Max, V_{IN} = GND to V_{CC}	Both	-	1	-	1	-	1	-	1	μΑ
Output leakage current	$\left I_{LO} \right $	$V_{CC} = Max, \overline{CE1} = V_{IH} \text{ or}$ CE2 = $V_{IL}, V_{OUT} = GND \text{ to } V_{CC}$	Both	-	1	_	1	_	1	_	1	μA
Operating power	-	$V_{CC} = Max, \overline{CE1} = V_{IL},$	AS7C1024A	-	120	-	110	-	100	-	100	
supply current	I _{CC}	$\begin{array}{l} \text{CE2} = \text{V}_{\text{IH}}, \text{f} = \text{f}_{\text{Max}}, \text{I}_{\text{OUT}} = 0 \\ \text{mA} \end{array}$	AS7C31024A	_	90	-	80	-	80	_	80	mA
		$V_{CC} = Max, \overline{CE1} \ge V_{IH} and/or$	AS7C1024A	_	30	_	25	_	20	_	20	
Standby power	I _{SB}	$\begin{array}{l} \text{CE2} \leq \text{V}_{\text{IL}}, \text{V}_{\text{IN}} = \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IL}}, \\ \text{f} = \text{f}_{\text{Max}}, \text{I}_{\text{OUT}} = 0\text{mA} \end{array}$	AS7C31024A	_	30	_	25	_	20	_	20	mA
supply current		$V_{CC} = Max, \overline{CE1} \ge V_{CC} - 0.2V$	AS7C1024A	_	10	-	10	_	10	_	15	
	I _{SB1}	$V_{IN} \le GND + 0.2V \text{ or}$ $V_{IN} \ge V_{CC} - 0.2V, f = 0$	AS7C31024A	-	10	-	10	-	10	-	15	mA
	V _{OL}	$I_{OL} = 8 \text{ mA}, V_{CC} = \text{Min}$		_	0.4	_	0.4	_	0.4	_	0.4	V
Output voltage	V _{OH}	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$		2.4	-	2.4	-	2.4	-	2.4	-	V
	$V_{CC} = 2.0V$		AS7C1024A	-	1	-	1	-	1	-	5	mA
Data retention current	ICCDR	$\label{eq:cell} \begin{array}{l} \overline{\text{CE1}} \geq \text{V}_{\text{CC}} - 0.2 \text{V or} \\ \text{CE2} \leq 0.2 \text{V} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{V or} \\ \text{V}_{\text{IN}} \leq 0.2 \text{V} \end{array}$	AS7C31024A	-	1	-	1	-	1	-	5	mA

Capacitance (f = 1 MHz, $T_a = 25$ °C, $V_{CC} = NOMINAL$)²

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	A, CE1, CE2, WE, OE	$V_{IN} = 0V$	5	pF
I/O capacitance	C _{I/O}	I/O	$V_{\rm IN} = V_{\rm OUT} = 0V$	7	pF

Read cycle (over the operating range)^{3,9,12}

		- 1	0	- 1	2	-1	5	-2	20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	10	—	12	-	15	-	20	-	ns	
Address access time	t _{AA}	_	10	_	12	-	15	-	20	ns	3
Chip enable $(\overline{CE1})$ access time	t _{ACE1}	_	10	—	12	_	15	_	20	ns	3,12
Chip enable (CE2) access time	t _{ACE2}	_	10	—	12	_	15	_	20	ns	3,12
Output enable (\overline{OE}) access time	t _{OE}	_	3	_	3	_	4	_	5	ns	
Output hold from address change	t _{OH}	2	_	3	-	3	-	3	-	ns	5
CE1 Low to output in low Z	t _{CLZ1}	0	_	0	-	0	-	0	-	ns	4, 5, 12
CE2 High to output in low Z	t _{CLZ2}	0	_	0	-	0	-	0	-	ns	4, 5, 12
CE1 Low to output in high Z	t _{CHZ1}	_	3	_	3	_	4	_	5	ns	4, 5, 12
CE2 Low to output in high Z	t _{CHZ2}	_	3	_	3	_	4	_	5	ns	4, 5, 12
\overline{OE} Low to output in low Z	t _{OLZ}	0	_	0	-	0	-	0	-	ns	4,5
OE High to output in high Z	t _{OHZ}	_	3	_	3	_	4	_	5	ns	4,5
Power up time	t _{PU}	0	—	0	-	0	-	0	-	ns	4, 5, 12
Power down time	t _{PD}	—	10	—	12	-	15	-	20	ns	4, 5, 12


Key to switching waveforms

Rising input


Falling input

Undefined / don't care

Read waveform 1 (address controlled)^{3,6,7,9,12}



Read waveform 2 ($\overline{\text{CE1}}$, CE2, and $\overline{\text{OE}}$ controlled)^{3,6,8,9,12}




	88 - /	-10		-	12	-15		-20			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{WC}	10	_	12	—	15	—	20	—	ns	
Chip enable $(\overline{CE1})$ to write end	t _{CW1}	8	-	10	-	12	—	12	—	ns	12
Chip enable (CE2) to write end	t _{CW2}	8	_	10	_	12	—	12	_	ns	12
Address setup to write end	t _{AW}	8	_	9	_	10	—	12	_	ns	
Address setup time	t _{AS}	0	_	0	-	0	_	0	_	ns	12
Write pulse width	t _{WP}	7	_	8	_	9	_	12	_	ns	
Address hold from end of write	t _{AH}	0	_	0	_	0	—	0	_	ns	
Data valid to write end	t _{DW}	5	_	6	-	8	_	10	_	ns	
Data hold time	t _{DH}	0	_	0	_	0	_	0	_	ns	4,5
Write enable to output in high Z	t _{WZ}	_	6	_	6	—	6	_	8	ns	4,5
Output active from write end	t _{OW}	1	_	1	_	1	-	2	_	ns	4,5


_____®____

Write cycle (over the operating range)^{11, 12}

Write waveform 1 ($\overline{\text{WE}}$ controlled)^{10,11,12}




Write waveform 2 ($\overline{CE1}$ and CE2 controlled)^{10,11,12}



Data retention characteristics (over the operating range)


Parameter	Symbol	Test conditions	Device	Min	Max	Unit
V _{CC} for data retention	VDR	$V_{\rm CC} = 2.0 V$		2.0	-	V
Chip deselect to data retention time	tCDR	$\overline{\text{CE1}} \ge V_{\text{CC}} - 0.2 \text{V or}$ $\text{CE2} \le 0.2 \text{V}$		0	-	ns
Operation recovery time	tR	$V_{IN} \ge V_{CC} - 0.2V$ or		t _{RC}	-	ns
Input leakage current	ILI	$V_{\rm IN} \le 0.2V$		-	1	μΑ


Data retention waveform





AC test conditions

- Output load: see Figure B or Figure C.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.













Figure C: 3.3V Output load

Notes


- During V_{CC} power-up, a pull-up resistor to V_{CC} on $\overline{CE1}$ is required to meet I_{SB} specification. 1
- This parameter is sampled and not 100% tested. 2
- For test conditions, see AC Test Conditions, Figures A, B, and C. 3
- t_{CLZ} and t_{CHZ} are specified with CL = 5pF, as in Figure C. Transition is measured $\pm 500mV$ from steady-state voltage. 4
- 5 This parameter is guaranteed, but not 100% tested.
- $\overline{\text{WE}}$ is High for read cycle. 6
- 7 $\overline{\text{CE1}}$ and $\overline{\text{OE}}$ are Low and CE2 is High for read cycle.
- Address valid prior to or coincident with CE1 transition Low. 8
- All read cycle timings are referenced from the last valid address to the first transitioning address. 9
- 10 CE1 or WE must be High or CE2 Low during address transitions. Either CE1 or WE asserting high terminates a write cycle.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 CE1 and CE2 have identical timing.
- 13 C=30pF, except all high Z and low Z parameters, C=5pF.

Package dimensions



R

	32-pin m	SOJ 300 il	32-pin SOJ 400 mil				
	Min	Min Max		Max			
А	-	0.145	-	0.145			
A1	0.025	-	0.025	-			
A2	0.086	0.105	0.086	0.115			
В	0.026	0.032	0.026	0.032			
b	0.014	0.020	0.015	0.020			
С	0.006	0.013	0.007	0.013			
D	0.820	0.830	0.820	0.830			
Е	0.250	0.275	0.360	0.380			
E1	0.292	0.305	0.395	0.405			
E2	0.330	0.340	0.435	0.445			
e	0.050) BSC	0.050 BSC				



Min	Max
	IVIdA
-	1.20
0.05	0.15
0.95	1.05
0.17	0.27
0.10	0.21
18.20	18.60
0.50 n	ominal
7.80	8.20
19.80	20.20
0.50	0.70
0°	5°
	0.95 0.17 0.10 18.20 0.50 no 7.80 19.80 0.50



Ordering codes

Package \ Access time	Volt/Temp	10 ns	12 ns	15 ns	20 ns
	5V commercial	AS7C1024A-10TJC	AS7C1024A-12TJC	AS7C1024A-15TJC	AS7C1024A-20TJC
Plastic SOJ, 300 mL	5V industrial	AS7C1024A-10TJI	AS7C1024A-12TJI	AS7C1024A-15TJI	AS7C1024A-20TJI
Plastic SOJ, SOU IIIL	3.3V commercial	AS7C31024A-10TJC	AS7C31024A-12TJC	AS7C31024A-15TJC	AS7C31024A-20TJC
	3.3V industrial	AS7C31024A-10TJI	AS7C31024A-12TJI	AS7C31024A-15TJI	AS7C31024A-20TJI
	5V commercial	AS7C1024A-10JC	AS7C1024A-12JC	AS7C1024A-15JC	AS7C1024A-20JC
Plastic SOJ, 400 mL	5V industrial	AS7C1024A-10JI	AS7C1024A-12JI	AS7C1024A-15JI	AS7C1024A-20JI
Flashe SOJ, 400 IIIL	3.3V commercial	AS7C31024A-10JC	AS7C31024A-12JC	AS7C31024A-15JC	AS7C31024A-20JC
	3.3V industrial	AS7C31024A-10JI	AS7C31024A-12JI	AS7C31024A-15JI	AS7C31024A-20JI
	5V commercial	AS7C1024A-10TC	AS7C1024A-12TC	AS7C1024A-15TC	AS7C1024A-20TC
TSOP 8×20	5V industrial	AS7C1024A-10TI	AS7C1024A-12TI	AS7C1024A-15TI	AS7C1024A-20TI
150r 8×20	3.3V commercial	AS7C31024A-10TC	AS7C31024A-12TC	AS7C31024A-15TC	AS7C31024A-20TC
	3.3V industrial	AS7C31024A-10TI	AS7C31024A-12TI	AS7C31024A-15TI	AS7C31024A-20TI

Part numbering system

AS7C	X	1024	-XX	X	Х
SRAM prefix	Blank=5V CMOS 3=3.3V CMOS	Device number	Access time	Package:T=TSOP 8×20 J=SOJ 400 mil TJ=SOJ 300 mil	Temperature range C = Commercial, 0°C to 70°C I = Industrial, -40°C to 85°C

2/6/01; V.0.9

Alliance Semiconductor

P. 8 of 8

© Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products form Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result against all claims arising from such use.