

AS7C4098 AS7C34098

5V/3.3V 256K × 16 CMOS SRAM

• Low power consumption: STANDBY

- 110 mW (AS7C4098)/max CMOS

- 72 mW (AS7C34098)/max CMOS

• Individual byte read/write controls

• 44-pin JEDEC standard packages

• ESD protection \geq 2000 volts

• Latch-up current \geq 200 mA

• Easy memory expansion with \overline{CE} , \overline{OE} inputs

• TTL- and CMOS-compatible, three-state I/O

• 2.0V data retention

- 400-mil SOJ

- 400-mil TSOP II

Pin arrangement

Features

- AS7C4098 (5V version)
- AS7C34098 (3.3V version)
- Industrial and commercial temperature
- Organization: 262,144 words × 16 bits
- Center power and ground pins
- High speed
 - 10/12/15/20 ns address access time
- 5/6/7/8 ns output enable access time
- Low power consumption: ACTIVE
 - 1375 mW (AS7C4098)/max @ 12 ns
 - 468 mW (AS7C34098)/max @ 12 ns

Logic block diagram

A0 A1 - V_{CC} Decoder A2 $1024 \times 256 \times 16$ GND A3 A4 Array A6 Row (4, 194, 304)A7 Α8 A12 A13 I/O1–I/O8 I/O9–I/O16 I/O buffe Control circuit Column decoder WE A5 A9 410 A11 A14 A15 A15 A16 A17 UB OE LB CE

Selection guide

- AS7C4098 AS7C4098 AS7C4098 AS7C34098 AS7C34098 AS7C34098 AS7C34098 -10-12-15-20Unit Maximum address 10 12 15 20 ns access time Maximum output 5 6 7 9 ns enable access time AS7C4098 _ 250 220 180 mA Maximum operating current AS7C34098 160 130 110 100 mA AS7C4098 _ 20 20 20 mA Maximum CMOS standby current 2.0 AS7C34098 20 20 2.0 mA
- 44-pin SOJ, TSOP II (400 mil) 1 O 2 A0 🗆 44 A17 43 A 1 A16 A2 🗆 3 42 <u>A1</u>5 A3 🗆 4 41 OE $\frac{A4}{CE}$ 5 UB 40 6 39 LB I/O16 I/O15 I/O14 I/O1 38 7 8 I/O2 37 I/O3 L I/O4 L 36 10 I/O13 35 V_{CC} GND 11 34 GND Г 12 13 33 V_{CC} I/O12 I/O5 32 31 I/O6 I/O7 Í/O11 I/O10 14 15 Г 30 I/08 🗖 29 □ I/O9 16 28 27 26 WE 🗆 17 NC A14 A5 🗖 18 A6 🗆 19 A13 A7 20 Г 25 A12 A8 🗆 21 24 A11 A9 22 23 A10

3/23/01; **v.1.0**

Alliance Semiconductor

P. 1 of 9

Functional description

The AS7C4098 and AS7C34098 are high-performance CMOS 4,194,304-bit Static Random Access Memory (SRAM) devices organized as 262,144 words × 16 bits. They are designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA} , t_{RC} , t_{WC}) of 10/12/15/20 ns with output enable access times (t_{OE}) of 5/6/7/8 ns are ideal for high-performance applications. The chip enable input \overline{CE} permits easy memory expansion with multiple-bank memory systems.

When \overline{CE} is High the device enters standby mode. The standard AS7C4098 is guaranteed not to exceed 110 mW power consumption in CMOS standby mode. Both devices offer 2.0V data retention.

A write cycle is accomplished by asserting write enable (\overline{WE}) and chip enable (\overline{CE}). Data on the input pins I/O1–I/O16 is written on the rising edge of \overline{WE} (write cycle 1) or \overline{CE} (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (\overline{WE}).

A read cycle is accomplished by asserting output enable (\overline{OE}) and chip enable (\overline{CE}), with write enable (\overline{WE}) High. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

These devices provide multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written and read. \overline{LB} controls the lower bits, I/O1–I/O8, and \overline{UB} controls the higher bits, I/O9–I/O16.

All chip inputs and outputs are TTL- and CMOS-compatible, and operation is from either a single 5V (AS7C4098) or 3.3V (AS7C34098) supply. Both devices are available in the JEDEC standard 400-mL, 44-pin SOJ and TSOP II packages.

Absolute maximum ratings									
Parameter	Device	Symbol	Min	Max	Unit				
Voltage on V _{CC} relative to GND	AS7C4098	V _{t1}	-0.50	+7.0	V				
voltage on v _{CC} relative to GIVD	AS7C34098	V _{t1}	-0.50	+5.0	V				
Voltage on any pin relative to GND		V _{t2}	-0.50	V _{CC} +0.50	V				
Power dissipation		P _D	-	1.5	W				
Storage temperature (plastic)		T _{stg}	-65	+150	°C				
Ambient temperature with V_{CC} applied		T _{bias}	-55	+125	°C				
DC current into outputs (low)		I _{OUT}	-	±20	mA				

Ał

Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

CE	WE	OE	LB	UB	I/O1–I/O8	I/O9–I/O16	Mode
Н	Х	Х	Х	Х	High Z	High Z	Standby (I _{SB} , I _{SB1})
L	Н	Н	Х	Х	High Z	High Z	Output disable (I _{CC})
L	Х	Х	Н	Н	ringin Z	ingn 2	Output disable (ICC)
			L	Н	D _{OUT}	High Z	
L	Н	L	Н	L	High Z	D _{OUT}	Read (I _{CC})
			L	L	D _{OUT}	D _{OUT}	
			L	Н	D_{IN}	High Z	
L	L	Х	Н	L	High Z	D _{IN}	Write (I _{CC})
			L	L	D_{IN}	D _{IN}	

Key: X = Don't care, L = Low, H = High.



Recommended operating conditions

Parameter			Symbol	Min	Typical	Max	Unit
		AS7C4098	V _{CC} (10/12/15/20)	4.5	5.0	5.5	V
Supply voltage		AS7C34098	V _{CC} (-10)	3.15	3.3	3.6	V
		AS7C34098	V _{CC} (10/12/15/20)	3.0	3.3	3.6	V
		AS7C4098	V _{IH}	2.2	_	$V_{CC} + 0.5$	V
Input voltage		AS7C34098	V _{IH}	2.0	_	$V_{CC} + 0.5$	V
			V _{IL}	-0.5*	_	0.8	V
Ambient operating temperature	commercial		T _A	0	-	70	°C
Amblent operating temperature	industrial		T _A	-40	-	85	°C

* $V_{IL}\,{\rm min}$ = -3.0V for pulse width less than $t_{RC}/2.$

DC operating characteristics (over the operating range) I

				-1	10	-	12	-	15	-1	20	
Parameter	Symbol	Test conditions		Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input leakage current	I _{LI}	$V_{CC} = Max$ $V_{IN} = GND to V_{CC}$		_	1	_	1	_	1	_	1	μΑ
Output leakage current	$ I_{LO} $	$\begin{split} & V_{CC} = Max \\ \overline{CE} = V_{IH} \text{ or } \overline{OE} = V_{IH} \\ & \text{ or } \overline{WE} = V_{IL} \\ V_{I/O} = GND \text{ to } V_{CC} \end{split}$		_	1	_	1	_	1	_	1	μΑ
Operating		$V_{CC} = Max$	AS7C4098	_	_	_	250	-	220	-	180	mA
power supply current			AS7C34098	-	160	-	130	-	110	-	100	mA
	I _{SB}	$V_{\rm CC} = Max$		-	-	_	60	-	60	_	60	mA
Standby power	¹ SB	$\overline{\text{CE}} = \text{V}_{\text{IH}}, \text{ f} = \text{Max}$	AS7C34098	_	60	_	60	_	60	_	60	mA
supply current		$V_{CC} = Max$	AS7C4098	_	_	_	20	-	20	-	20	mA
	I _{SB1}	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2\text{V}, \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} \\ - 0.2\text{V or } \text{V}_{\text{IN}} \le 0.2\text{V}, \text{f} = 0$	AS7C34098	-	20	_	20	_	20	_	20	mA
Output voltage	V _{OL}	$I_{OL} = 8 \text{ mA}, V_{CC} = \text{Min}$		-	0.4	_	0.4	-	0.4	_	0.4	V
Output Voltage	V _{OH}	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$		2.4	_	2.4	_	2.4	_	2.4	_	V

Capacitance (f = 1MHz, $T_a = 25^{\circ}$ C, $V_{CC} = \text{NOMINAL})^2$


Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	A, \overline{CE} , \overline{WE} , \overline{OE} , \overline{UB} , \overline{LB}	$V_{IN} = 0V$	6	pF
I/O capacitance	C _{I/O}	I/O	$V_{IN} = V_{OUT} = 0V$	8	pF




Read cycle (over the operating range)^{3,9}

		-1	10	-3	12	-1	15	-2	20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	10	_	12	—	15	—	20	—	ns	
Address access time	t _{AA}	-	10	-	12	-	15	-	20	ns	
Chip enable (\overline{CE}) access time	t _{ACE}	-	10	-	12	-	15	-	20	ns	
Output enable (\overline{OE}) access time	t _{OE}	-	5	-	6	—	7	-	8	ns	
Output hold from address change	t _{OH}	3	-	3	-	3	-	3	-	ns	5
\overline{CE} Low to output in low Z	t _{CLZ}	0	-	3	-	0	-	0	-	ns	4,5
CE High to output in higfch Z	t _{CHZ}	-	5	_	6	-	7	-	9	ns	4,5
\overline{OE} Low to output in low Z	t _{OLZ}	0	-	0	-	0	-	0	-	ns	4,5
OE High to output in high Z	t _{OHZ}	_	5	_	6	_	7	-	9	ns	4,5
IB, UB access time	t _{BA}	-	5	_	6	-	7	-	8	ns	
$\overline{\text{LB}}$, $\overline{\text{UB}}$ Low to output in low Z	t _{BLZ}	0	-	0	-	0	-	0	-	ns	
IB, UB High to output in high Z	t _{BHZ}	_	5	_	6	_	7	-	9	ns	
Power up time	t _{PU}	0	_	0	_	0	_	0	_	ns	5
Power down time	t _{PD}	-	10	-	12	-	15	-	20	ns	5


Key to switching waveforms



Read waveform 1 (address controlled)^{6,7,9}



Read waveform 2 (\overline{CE} , \overline{OE} , \overline{UB} , \overline{LB} controlled)^{6,8,9}







Write cycle (over the operating range)¹¹

		-	10	-	12	-	15	-	20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write cycle time	t _{WC}	10	-	12	—	15	—	20	—	ns	
Chip enable (\overline{CE}) to write end	t _{CW}	7	-	8	_	10	_	12	_	ns	
Address setup to write end	t _{AW}	7	_	8	_	10	-	12	-	ns	
Address setup time	t _{AS}	0	_	0	_	0	_	0	_	ns	
Write pulse width ($\overline{OE} = High$)	t _{WP1}	7	_	8	-	10	-	12	-	ns	
Write pulse width ($\overline{OE} = Low$)	t _{WP2}	10	_	12	_	15	_	20	_	ns	
Address hold from end of write	t _{AH}	0	_	0	_	0	_	0	_	ns	
Data valid to write end	t _{DW}	5		6		7	_	9	_	ns	
Data hold time	t _{DH}	0	_	0	_	0	_	0	_	ns	4,5
Write enable to output in High-Z	t _{WZ}	0	5	0	6	0	7	0	9	ns	4,5
Output active from write end	t _{OW}	3	_	3	-	3	_	3	_	ns	4,5
Byte enable Low to write end	t _{BW}	7	_	8	_	10	_	12	_	ns	4,5


Write waveform $1(\overline{\text{WE}} \text{ controlled})^{10,11}$



Write waveform 2 ($\overline{\text{CE}}$ controlled)^{10,11}








Notes


- 1 During V_{CC} power-up, a pull-up resistor to V_{CC} on \overline{CE} is required to meet I_{SB} specification.
- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see AC Test Conditions, Figures A, B, C.
- 4 t_{CLZ} and t_{CHZ} are specified with $C_L = 5 pF$ as in Figure C. Transition is measured $\pm 500 mV$ from steady-state voltage.
- 5 This parameter is guaranteed, but not tested.
- $\overline{\text{WE}}$ is High for read cycle.
- 7 $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are Low for read cycle.
- 8 Address valid prior to or coincident with \overline{CE} transition Low.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 CE or WE must be High during address transitions. Either CE or WE asserting high terminates a write cycle.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 Not applicable.
- 13 2V data retention applies to commercial temperature range operation only.
- 14 C = 30pF, except on High Z and Low Z parameters, where C = 5pF.


3/23/01; v.1.0

Alliance Semiconductor









	44-pin	TSOP II						
	Min (mm)	Max (mm)						
А		1.2						
A ₁	0.05	0.05						
A ₂	0.95	0.95 1.05						
b	0.25 0.45							
С	0.15 (typical)						
d	18.28	18.54						
e	10.06	10.26						
H _e	11.56 11.96							
Е	0.80 (typical)							
1	0.40	0.60						

	44-pin SC	J 400 mils			
	Min(mils)	Max(mils)			
А	0.128	0.148			
A1	0.025	-			
A2	1.105	1.115			
В	0.026	0.032			
b	0.015	0.020			
С	0.007	0.013			
D	1.120	1.130			
Е	0.370	NOM			
E1	0.395	0.405			
E2	0.435	0.445			
e	0.050 NOM				

Ordering Codes

	<u> </u>				
Package	Version	10 ns	12 ns	15 ns	20 ns
	5V commercial	NA	AS7C4098-12JC	AS7C4098-15JC	AS7C4098-20JC
SOJ	5V industrial	NA	AS7C4098-12JI	AS7C4098-15JI	AS7C4098-20JI
	3.3V commercial	AS7C34098-10JC	AS7C34098-12JC	AS7C34098-15JC	AS7C34098-20JC
	3.3V industrial	NA	AS7C34098-12JI	AS7C34098-15JI	AS7C34098-20JI
	5V commercial	NA	AS7C4098-12TC	AS7C4098-15TC	AS7C4098-20TC
TSOP II	5V industrial	NA	AS7C4098-12TI	AS7C4098-15TI	AS7C4098-20TI
	3.3V commercial	AS7C34098-10TC	AS7C34098-12TC	AS7C34098-15TC	AS7C34098-20TC
	3.3V industrial	NA	AS7C34098-12TI	AS7C34098-15TI	AS7C34098-20TI

NA: not available.

Part numbering system

AS7C	Х	4098	-XX	J, T	Х
SRAM prefix	Blank: 5V CMOS 3: 3.3V CMOS	Device number	Access time	Packages: J: SOJ 400 mil T: TSOP II 400 mil	Temperature ranges: C: Commercial, 0°C to 70°C I: Industrial, -40°C to 85°C

R

3/23/01; **v.1.0**

Alliance Semiconductor

P. 9 of 9

© Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at an around restimates at the time of issuance. Alliance reserves the right to change or correct this data at an around restimates at the time of issuance. Alliance for the product data she is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implet warranties related to the sale and/or use of Alliance brodynet described herein, and any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products for any other intellectual property rights, except as express or products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant thingury to the user, and the inclusion of Alliance products in such life-supporting systems where a malfunction or dargeres to indemnify Alliance against all claims arising from such use.