



3.3V 256K × 16/18 pipeline burst synchronous SRAM

- Organization: 262,144 words \times 16 or 18 bits
- Fast clock speeds to 166 MHz in LVTTL/LVCMOS
- Fast clock to data access: 3.5/3.8/4/5 ns
- Fast $\overline{0E}$ access time: 3.5/3.5/3.8/5.0 ns
- Fully synchronous register-to-register operation
- "Flow-through" mode
- Double-cycle deselect
 - Single-cycle deselect also available (AS7C3256PFS16A/AS7C3256PFS18A)
- Pentium® compatible architecture and timing
- Synchronous and asynchronous output enable control
- Economical 100-pin TQFP package
- Byte write enables
- Clock enable for operation hold
- Multiple chip enables for easy expansion
- 3.3V core power supply
- \bullet 2.5V or 3.3V I/O operation with separate V_{DDQ}
- Automatic power down: 30 mW typical standby power
- NTDTM pipeline architecture available (AS7C3256NTD16A/AS7C3256NTD18A)





Note: pins 24, 74 are NC for $\times 16$.

	AS7C3256PFD16- 3.5	AS7C3256PFD16- 3.8	AS7C3256PFD16- 4	AS7C3256PFD16- 5	Units
Minimum cycle time	6	6.7	7.5	10	ns
Maximum pipelined clock frequency	166.7	150	133.3	100	MHz
Maximum pipelined clock access time	3.5	3.8	4	5	ns
Maximum operating current	450	400	350	300	mA
Maximum standby current	60	60	60	60	mA
Maximum CMOS standby current (DC)	5	5	5	5	mA

NTD™ is a trademark of Alliance Semiconductor Corporation

Pentium® is a registered trademark of Intel Corporation.



The AS7C3256PFD16A and AS7C3256PFD18A are high performance CMOS 4 Mbit synchronous Static Random Access Memory (SRAM) devices organized as 262,144 words \times 16 or 18 bits and incorporate a pipeline for highest frequency on any given technology.

Timing for this device is compatible with existing Pentium synchronous cache specifications. This architecture is suited for ASIC, DSP (TMS320C6X), and PowerPC-based systems in computing, datacomm, instrumentation, and telecommunications systems.

Fast cycle times of 6/6.7/7.5/10 ns with clock access times (t_{CD}) of 3.5/3.8/5.0 ns enable 167, 150, 133 and 100 MHz bus frequencies. Three chip enable inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the controller address strobe (ADSC), or the processor address strobe (ADSC). The burst advance pin (ADSC) allows subsequent internally generated burst addresses.

Read cycles are initiated with ADSP (regardless of WE and ADSC) using the new external address clocked into the on-chip address register when ADSP is sampled Low, the chip enables are sampled active, and the output buffer is enabled with OE. In a read operation the data accessed by the current address, registered in the address registers by the positive edge of CLK, are carried to the data-out registers and driven on the output pins on the next positive edge of CLK. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on all subsequent clock edges. Address is incremented internally for the next access of the burst when WE is sampled High, ADV is sampled Low, and both address strobes are High. Burst operation is selectable with the MODE input. With MODE unconnected or driven High, burst operations use a Pentium count sequence. With MODE driven LOW the device uses a linear count sequence, suitable for PowerPC and many other applications.

Write cycles are performed by disabling the output buffers with ${}^{\overline{\text{UE}}}$ and asserting a write command. A global write enable ${}^{\overline{\text{GWE}}}$ writes all 32 bits regardless of the state of individual ${}^{\overline{\text{BW}}}$ inputs. Alternately, when ${}^{\overline{\text{GWE}}}$ is High, one or more bytes may be written by asserting ${}^{\overline{\text{BWE}}}$ and the appropriate individual byte ${}^{\overline{\text{BW}}}$ signal(s).

BWn is ignored on the clock edge that samples ADSP Low, but is sampled on all subsequent clock edges. Output buffers are disabled when BWn is sampled LOW (regardless of OE). Data is clocked into the data input register when BWn is sampled Low. Address is incremented internally to the next burst of address if BWn and ADV are sampled Low.

Read or write cycles may also be initiated with ADSC instead of ADSP. The differences between cycles initiated with ADSC and ADSP follow.

- ADSP must be sampled HIGH when ADSC is sampled LOW to initiate a cycle with ADSC.
- WE signals are sampled on the clock edge that samples ADSC LOW (and ADSP High).
- Master chip select **CEO** blocks **ADSP**, but not **ADSC**.

The AS7C3256K16PD and AS7C3256K18PD operate from a 3.3V supply. I/Os use a separate power supply that can operate at 2.5V or 3.3 V. These devices are available in a 100-pin 14×20 mm TQFP packaging.

1

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	Address and control pins	$V_{in} = 0V$	4	pF
I/O capacitance	$C_{I/O}$	I/O pins	$V_{in} = V_{out} = 0V$	5	pF

(per byte)

GWE	BWE	BWn	Function
L	X	X	Write all Bytes
Н	L	L	Write Byte(s)n
Н	Н	X	Read
Н	L	Н	Read

Key: X = Don't Care, L = Low, H = High



Signal	I/O	Properties	Description
CLK	I	CLOCK	Clock. All inputs except ^{OE} are synchronous to this clock.
A0-A17	I	SYNC	Address. Sampled when all chip enables are active and ADSC or ADSP are asserted.
DQ[a,b,c,d]	I/O	SYNC	Data. Driven as output when the chip is enabled and ^{OE} is active.
СЕО	I	SYNC	Master chip enable. Sampled on clock edges when ADSP or ADSC is active. When CEO is inactive, ADSP is blocked. Refer to the SYNCHRONOUS TRUTH TABLE for more information.
CE1, CE2	I	SYNC	Synchronous chip enables. Active HIGH and active Low, respectively. Sampled on clock edges when ADSC is active or when CET and ADSC are active.
ADSP	I	SYNC	Address strobe (processor). Asserted LOW to load a new address or to enter standby mode.
ADSC	I	SYNC	Address strobe (controller). Asserted LOW to load a new address or to enter standby mode.
ADV	I	SYNC	Burst advance. Asserted LOW to continue burst read/write.
GWE	I	SYNC	Global write enable. Asserted IOW to write all 36 bits. When High, BWE and BW[ab] control write enable.
BWE	I	SYNC	Byte write enable. Asserted LOW with GWE = HIGH to enable effect of BW[ab] inputs.
BW[a:b]	I	SYNC	Write enables. Used to control write of individual bytes when $^{\overline{GWE}} = HIGH$ and $^{\overline{BWE}} = Low$. If any of $^{\overline{BW[ab]}}$ is active with $^{\overline{GWE}} = HIGH$ and $^{\overline{BWE}} = LoW$ the cycle is a write cycle. If all $^{\overline{BW[ab]}}$ are inactive, the cycle is a read cycle.
OE	I	ASYNC	Asynchronous output enable. I/O pins are driven when $\overline{^{0E}}$ is active and the chip is synchronously enabled.
IBO	I	STATIC default = HIGH	Count mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High.
FT	I	STATIC default = HIGH	Flow-through mode. When low, enables single register flow-through mode. Connect to V_{DD} if unused or for pipelined operation. This signal is internally pulled High
ZZ	I	ASYNC	Sleep. Places device in low power mode; data is retained. Connect to GND if unused.

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	V_{DD} , V_{DDQ}	-0.5	+4.6	V
Input voltage relative to GND (input pins)	V_{IN}	-0.5	$V_{DD} + 0.5$	V
Input voltage relative to GND (I/O pins)	$V_{\rm IN}$	-0.5	$V_{\rm DDQ} + 0.5$	V
Power dissipation	$P_{\rm D}$	_	1.4	W
DC output current	I _{OUT}	_	50	mA
Storage temperature (plastic)	T _{stg}	-65	+150	oC
Temperature under bias	T _{bias}	-65	+150	°C

NOTE: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.



CEO	CE1	CE2	ADSP	ADSC	ADV	WRITEn [†]	ŌE	Address accessed	CLK	Operation	DQ
Н	X	X	X	L	X	X	X	NA	L to H	Deselect	Hi-Z
L	L	X	L	X	X	X	X	NA	L to H	Deselect	Hi-Z
L	L	X	Н	L	X	X	X	NA	L to H	Deselect	Hi-Z
L	X	Н	L	X	X	X	X	NA	L to H	Deselect	Hi-Z
L	X	Н	Н	L	X	X	X	NA	L to H	Deselect	Hi-Z
L	Н	L	L	X	X	F	L	External	L to H	Begin read	Hi-Z
L	Н	L	L	X	X	F	Н	External	L to H	Begin read	Hi-Z
L	Н	L	Н	L	X	F	L	External	L to H	Begin read	Hi-Z
L	Н	L	Н	L	X	F	Н	External	L to H	Begin read	Hi-Z
X	X	X	Н	Н	L	F	L	Next	L to H	Cont. read	DQ
X	X	X	Н	Н	L	F	Н	Next	L to H	Cont. read	Hi-Z
X	X	X	Н	Н	Н	F	L	Current	L to H	Suspend read	DQ
X	X	X	Н	Н	Н	F	Н	Current	L to H	Suspend read	Hi-Z
Н	X	X	X	Н	L	F	L	Next	L to H	Cont. read	DQ
Н	X	X	X	Н	L	F	Н	Next	L to H	Cont. read	Hi-Z
Н	X	X	X	Н	Н	F	L	Current	L to H	Suspend read	DQ
Н	X	X	X	Н	Н	F	Н	Current	L to H	Suspend read	Hi-Z
L	Н	L	Н	L	X	T	X	External	L to H	Begin write	Hi-Z
X	X	X	Н	Н	L	T	X	Next	L to H	Cont. write	Hi-Z
Н	X	X	X	Н	L	T	X	Next	L to H	Cont. write	Hi-Z
X	X	X	Н	Н	Н	T	Н	Current	L to H	Suspend write	Hi-Z
Н	X	X	X	Н	Н	T	Н	Current	L to H	Suspend write	Hi-Z

 $\label{eq:Key: X = Don't Care, L = Low, H = High.}$ †See Write enable truth table for more information.



Parameter		Symbol	Min	Nominal	Max	Unit	
Supply voltage		V_{DD}	3.135	3.3	3.465	V	
Supply voltage		GND	0.0	0.0	0.0	V	
3.3V I/O supply		V_{DDQ}	3.135	3.3	3.465	V	
voltage		$\mathrm{GND}_{\mathrm{Q}}$	0.0	0.0	0.0	V	
2.5V I/O supply		$V_{ m DDQ}$	2.35	2.5	2.65	V	
voltage		$\mathrm{GND}_{\mathrm{Q}}$	0.0	0.0	0.0	V	
	Address and	V_{IH}	2.0	_	$V_{DD} + 0.3$	V	
Input voltages [†]	control pins	$V_{ m IL}$	-0.5*	_	0.8	V	
input voitages	I/O pins	V_{IH}	2.0	_	$V_{\rm DDQ} + 0.3$	V	
	17 O pins	V_{IL}	-0.5*	_	0.8	V	
Ambient operating temperature		T_{A}	0	_	70	°C	

^{*} $V_{IL}\,\text{min}$ = -2.0V for pulse width less than 0.2 \times $t_{RC}\!.$

 $^{^\}dagger$ Input voltage ranges apply to 3.3V I/O operation. For 2.5V I/O operation, contact factory for input specifications.

Description	Conditions		Symbol	Typical	Units
Thermal resistance	T	1-layer	θ_{JA}	40	°C/W
(Junction to Ambient)*	Test conditions follow standard test methods and procedures for measuring	4-layer	θ_{JA}	22	°C/W
Thermal resistance (Junction to Top of Case)*	thermal impedance, per EIA/JESD51.		$\theta_{ m JC}$	8	°C/W

^{*}This parameter is sampled.

Description	Conditions		Symbol	Typical	Units
Junction to Ambient (airflow of 1m/s)*		1-layer	θ_{JA}	40	°C/W
	Test conditions follow standard test	4-layer	θ_{JA}	25	°C/W
Junction to Top of Case*	methods and procedures for measuring		$\theta_{ m JC}$	9	°C/W
Junction to Bottom of Bumps*	thermal impedance, per EIA/JESD51.		$\theta_{ m JB}$	17	°C/W

^{*}This parameter is sampled.



			-1	-166 -150		50	-1	33	-1	00	
Parameter	Symbol	Test conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input leakage current	I _{LI}	$V_{DD} = Max$, $V_{in} = GND$ to V_{DD}	-	2	-	2	-	2	-	2	μА
Output leakage current	I _{LO}	$ \begin{aligned} & \overline{\textbf{OE}} \geq V_{IH, V_{DD}} = \text{Max,} \\ & V_{out} = \text{GND to } V_{DD} \end{aligned} $	-	2	-	2	-	2	-	2	μA
Operating power supply current	I_{CC}	$ \overline{CE} = V_{IL}, CE = V_{IH}, \overline{CE} = V_{IL}, $ $ f = f_{max}, I_{out} = 0 \text{ mA} $	-	450	-	400	-	350	-	300	mA
Standby navyar	I_{SB}	Deselected, $f = f_{max}$	-	90	1	80	ı	70	ı	60	
Standby power supply current	I _{SB1}	$ \begin{array}{l} Deselected, \ f=0, \\ all \ V_{IN} \leq 0.2 V \ or \geq V_{DD} - 0.2 V \end{array} $	_	5		5	ı	5	ı	5	mA
Output voltage	V_{OL}	$I_{OL} = 8 \text{ mA}, V_{DDQ} = 3.465 \text{V}$	_	0.4	_	0.4	_	0.4	-	0.4	V
Output voltage	V_{OH}	$I_{OH} = -4 \text{ mA}, V_{DDQ} = 3.135 \text{V}$	2.4	_	2.4	_	2.4	_	2.4	_	V

			-166		-150		-1	33	-1	00	
Parameter	Symbol	Test conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Output leakage current	I _{LO}	$ \begin{aligned} & \overline{\textbf{OE}} \geq V_{IH, } \ V_{DD} = Max, \\ & V_{out} = GND \ to \ V_{DD} \end{aligned} $	-1	1	-1	1	-1	1	-1	1	μA
Output voltage	V_{OL}	$I_{OL} = 2 \text{ mA}, V_{DDQ} = 2.65 V$	_	0.7	ı	0.7	ı	0.7	ı	0.7	V
Output voltage	V_{OH}	$I_{OH} = -2 \text{ mA}, V_{DDQ} = 2.35 \text{V}$	1.7	_	1.7	_	1.7	-	1.7	-	v




		-3	.5	-3	.8	_	4	-	5		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Clock frequency	F_{MAX}	-	166	-	150	-	133	-	100	MHz	1
Cycle time (pipelined mode)	t_{CYC}	6	-	6.6	-	7.5	-	10	-	ns	
Cycle time (flow-through mode)	t _{CYCF}	10	-	10	-	12	-	15	-	ns	
Clock access time (pipelined mode)	t_{CD}	-	3.5	-	3.8	-	4.0	-	5.0	ns	
Clock access time (flow-through mode)	t _{CDF}	-	8	-	8	-	9	-	12	ns	
Output enable Low to data valid	t _{OE}	-	3.5	1	3.5	1	3.8	ı	5.0	ns	
Clock High to output Low Z	t_{LZC}	0	ı	0	-	0	ı	0	-	ns	8
Data output invalid from clock High	t _{OH}	1.5	ı	1.5	-	1.5	ı	1.5	-	ns	8
Output enable Low to output Low Z	t _{LZOE}	0	-	0	-	0	-	0	-	ns	8
Output enable High to output High Z	t _{HZOE}	-	3.0	-	3.0	-	3.8	-	5.0	ns	8
Clock High to output High Z	t _{HZC}	-	3.0	-	3.3	-	3.3	-	4.5	ns	8
Clock High to output High Z	t _{HZCN}	-	1.5	-	1.5	-	2	-	2.5	ns	1,9
Clock High pulse width	t_{CH}	2.0	-	2.0	-	2.0	-	2.5	-	ns	
Clock Low pulse width	t_{CL}	2.0	1	2.0	-	2.0	1	2.5	-	ns	
Address and Control setup to clock High	t _{AS}	1.5	ı	1.5	-	1.5	ı	1.5	-	ns	
Data setup to clock High	t _{DS}	1.5	-	1.5	-	1.5	-	1.5	-	ns	
Write setup to clock High	t _{WS}	1.5	-	1.5	-	1.5	-	1.5	-	ns	
Chip select setup to clock High	t _{CSS}	1.5	-	1.5	-	1.5	-	1.5	-	ns	
Address hold from clock High	t _{AH}	0.5	-	0.5	-	0.5	-	0.5	-	ns	
Data hold from clock High	t _{DH}	0.5	-	0.5	-	0.5	-	0.5	-	ns	
Write hold from clock High	t _{WH}	0.5	-	0.5	-	0.5	-	0.5	-	ns	
Chip select hold from clock High	t _{CSH}	0.5	-	0.5	-	0.5	-	0.5	-	ns	
Output rise time (0 pF load)	t_{R}	1.5	-	1.5	-	1.5	ı	1.5	-	V/ns	1
Output fall time (0 pF load)	t _F	1.5	-	1.5	-	1.5	-	1.5	-	V/ns	1

See "Notes" on page 11.

Rising input	Falling input	Undefined/don't care
--------------	---------------	----------------------


7






Note: \oplus = XOR when MODE = High/No Connect; \oplus = ADD when MODE = Low. [0:3] is don't care.





Note: $\oplus = XOR$ when MODE = High/No Connect; $\oplus = ADD$ when MODE = Low.





Note: $\oplus = XOR$ when MODE = High/No Connect; $\oplus = ADD$ when MODE = Low.



- This parameter is guaranteed but not tested. 1
- For test conditions, see AC Test Conditions, Figures A, B, C.
- This parameter is sampled and not 100% tested.
- This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of CLK when chip is enabled.
- Typical values measured at 3.3V, 25°C and 10 ns cycle time.
- $I_{\mbox{\footnotesize{CC}}}$ given with no output loading. $I_{\mbox{\footnotesize{CC}}}$ increases with faster cycle times and greater output loading.
- Transitions are measured ±500 mV from steady state voltage. Output loading specified with $C_L = 5~\mathrm{pF}$ as in Figure C.
- $t_{\mbox{HZOE}}$ is less than $t_{\mbox{LZOE}}$; and $t_{\mbox{HZC}}$ is less than $t_{\mbox{LZC}}$ at any given temperature and voltage.
- $t_{\mbox{\scriptsize HZCN}}$ is a 'no load' parameter to indicate exactly when SRAM outputs have stopped driving.

- Output Load: see Figure B,
- except for t_{LZC}, t_{LZOE}, t_{HZOE}, t_{HZC} see Figure C.
 Input pulse level: GND to 3V. See Figure A.
- Input rise and fall time (Measured at 0.3V and 2.7V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.




Figure A: Input waveform




Figure B: Output load (A)




Figure C: Output load(B)

Package	Width	166 MHz	150 MHz	133 MHz	100 MHz
TQFP	×16	AS7C3256PFD16A-3.5TQC	AS7C3256PFD16A-3.8TQC	AS7C3256PFD16A-4TQC	AS7C3256PFD16A-5TQC
TQFP	×18	AS7C3256PFD18A-3.5TQC	AS7C3256PFD18A-3.8TQC	AS7C3256PFD18A-4TQC	AS7C3256PFD18A-5TQC

AS7C	3	256K	P	D	16, 18	-XX	XX	С
SRAM prefix	Operating voltage	number	Timing NTD=NTD $^{\text{TM}}$ timing P=PBSRAM	D = Double- cycle deselect	Organization	Access time (ns)		Commercial temperature, 0°C to 70 °C