



## **A62S8316 Series**

***Preliminary***

***256K X 16 BIT LOW VOLTAGE CMOS SRAM***

---

### **Document Title**

**256K X 16 BIT LOW VOLTAGE CMOS SRAM**

### **Revision History**

<b><u>Rev. No.</u></b>	<b><u>History</u></b>	<b><u>Issue Date</u></b>	<b><u>Remark</u></b>
0.0	Initial issue	February 12, 2001	Preliminary



# A62S8316 Series

## Preliminary

## 256K X 16 BIT LOW VOLTAGE CMOS SRAM

### Features

- Operating voltage: 2.7V to 3.6V
- Access times: 70 ns (max.)
- Current:
  - A62S8316-S series: Operating: 50mA (max.)  
Standby: 10µA (max.)
  - A62S8316-SI series: Operating: 50mA (max.)  
Standby: 15µA (max.)
- Extended operating temperature range : -25°C to 85°C for -SI series
- Full static operation, no clock or refreshing required
- All inputs and outputs are directly TTL-compatible
- Common I/O using three-state output
- Data retention voltage: 2V (min.)
- Available in 44-pin TSOP and 48-ball Mini BGA (6X8) packages.


### General Description

The A62S8316 is a low operating current 4,194,304-bit static random access memory organized as 262,144 words by 16 bits and operates on low power supply voltage from 2.7V to 3.6V. It is built using AMIC's high performance CMOS process. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

The chip enable input is provided for POWER-DOWN, device enable. Two byte enable inputs and an output enable input are included for easy interfacing. Data retention is guaranteed at a power supply voltage as low as 2V.

### Pin Configuration


#### ■ TSOP (Type II)



#### ■ Mini BGA (6X8) Top View

	1	2	3	4	5	6
A	LB	OE	A0	A1	A2	NC
B	I/O <sub>8</sub>	HB	A3	A4	CS	I/O <sub>0</sub>
C	I/O <sub>9</sub>	I/O <sub>10</sub>	A5	A6	I/O <sub>1</sub>	I/O <sub>2</sub>
D	VSS	I/O <sub>11</sub>	A17	A7	I/O <sub>3</sub>	VCC
E	VCC	I/O <sub>12</sub>	NC	A16	I/O <sub>4</sub>	VSS
F	I/O <sub>14</sub>	I/O <sub>13</sub>	A14	A15	I/O <sub>5</sub>	I/O <sub>6</sub>
G	I/O <sub>15</sub>	NC	A12	A13	WE	I/O <sub>7</sub>
H	NC	A8	A9	A10	A11	NC

A62S8316G

**Block Diagram**




Pin Description - TSOP

Pin No.	Symbol	Description
1 - 5, 18 - 27, 42 - 44	A0 - A17	Address Inputs
6	$\overline{CE}$	Chip Enable Input
7 - 10, 13 - 16, 29 - 32, 35 - 38	I/O <sub>0</sub> - I/O <sub>15</sub>	Data Input/Outputs
17	$\overline{WE}$	Write Enable Input
39	$\overline{LB}$	Byte Enable Input (I/O <sub>0</sub> to I/O <sub>7</sub> )
40	$\overline{HB}$	Byte Enable Input (I/O <sub>8</sub> to I/O <sub>15</sub> )
41	$\overline{OE}$	Output Enable Input
11, 33	VCC	Power
12, 34	GND	Ground
28	NC	No Connection

Recommended DC Operating Conditions

(T<sub>A</sub> = 0°C to + 70°C or -25°C to 85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	2.7	3.0	3.6	V
GND	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.4	-	VCC + 0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3	-	+0.6	V
C <sub>L</sub>	Output Load	-	-	30	pF
TTL	Output Load	-	-	1	-



**Absolute Maximum Ratings\***

VCC to GND . . . . . -0.5V to +4.6V  
 IN, IN/OUT Volt to GND . . . . . -0.5V to VCC + 0.5V  
 Operating Temperature, Topr . . . . . -25°C to +85°C  
 Storage Temperature, Tstg . . . . . -55°C to +125°C  
 Power Dissipation, P<sub>T</sub> . . . . . 0.7W  
 Soldering Temp. & Time . . . . . 260°C, 10 sec

**\*Comments**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

**DC Electrical Characteristics** (T<sub>A</sub> = 0°C to + 70°C or -25°C to 85°C, VCC = 2.7V to 3.6V, GND = 0V)

Symbol	Parameter	A62S8316-70S		A62S8316-70SI		Unit	Conditions
		Min.	Max.	Min.	Max.		
I <sub>LI</sub>	Input Leakage Current	-	1	-	1	μA	V <sub>IN</sub> = GND to VCC
I <sub>LO</sub>	Output Leakage Current	-	1	-	1	μA	$\overline{CE} = V_{IH}$ or $\overline{LB} = V_{IH}$ or $\overline{HB} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ V <sub>IO</sub> = GND to VCC
I <sub>CC</sub>	Active Power Supply Current	-	5	-	5	mA	$\overline{CE} = V_{IL}$ , I <sub>VO</sub> = 0mA
I <sub>CC1</sub>	Dynamic Operating Current	-	50	-	50	mA	Min. Cycle, Duty = 100% $\overline{CE} = V_{IL}$ , I <sub>VO</sub> = 0mA
I <sub>CC2</sub>		-	10	-	10	mA	$\overline{CE} = V_{IL}$ , V <sub>IH</sub> = VCC, V <sub>IL</sub> = 0V, f = 1MHz, I <sub>VO</sub> = 0 mA
I <sub>SB</sub>	Standby Power Supply Current	-	0.5	-	0.5	mA	$\overline{CE} = V_{IH}$
I <sub>SB1</sub>		-	10	-	15	μA	$\overline{CE} \geq VCC - 0.2V$ V <sub>IN</sub> ≥ 0V
V <sub>OL</sub>	Output Low Voltage	-	0.4	-	0.4	V	I <sub>OL</sub> = 2.1mA
V <sub>OH</sub>	Output High Voltage	2.2	-	2.2	-	V	I <sub>OH</sub> = -1.0mA



**Truth Table**

$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$\overline{LB}$	$\overline{HB}$	I/O <sub>0</sub> to I/O <sub>7</sub> Mode	I/O <sub>8</sub> to I/O <sub>15</sub> Mode	VCC Current
H	X	X	X	X	Not selected	Not selected	I <sub>SB1</sub> , I <sub>SB</sub>
L	L	H	L	L	Read	Read	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC</sub>
			L	H	Read	High - Z	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC</sub>
			H	L	High - Z	Read	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC</sub>
L	X	L	L	L	Write	Write	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC</sub>
			L	H	Write	Not Write/Hi - Z	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC</sub>
			H	L	Not Write/Hi - Z	Write	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC</sub>
L	H	H	L	X	High - Z	High - Z	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC</sub>
			X	L	High - Z	High - Z	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC</sub>
X	X	X	H	H	Not selected	Not selected	I <sub>SB1</sub> , I <sub>SB</sub>

Note: X = H or L

**Capacitance** (T<sub>A</sub> = 25°C, f = 1.0MHz)

Symbol	Parameter	Min.	Max.	Unit	Conditions
C <sub>IN</sub> *	Input Capacitance	-	6	pF	V <sub>IN</sub> = 0V
C <sub>IO</sub> *	Input/Output Capacitance	-	8	pF	V <sub>IO</sub> = 0V



\* These parameters are sampled and not 100% tested.



**AC Characteristics** (T<sub>A</sub> = 0°C to +70°C or -25°C to 85°C, VCC = 2.7V to 3.6V)


Symbol	Parameter	A62S8316-70S/SI		Unit
		Min.	Max.	
Read Cycle				
t <sub>RC</sub>	Read Cycle Time	70	-	ns
t <sub>AA</sub>	Address Access Time	-	70	ns
t <sub>ACE</sub>	Chip Enable Access Time	-	70	ns
t <sub>BE</sub>	Byte Enable Access Time	-	70	ns
t <sub>OE</sub>	Output Enable to Output Valid	-	35	ns
t <sub>CLZ</sub>	Chip Enable to Output in Low Z	10	-	ns
t <sub>BLZ</sub>	Byte Enable to Output in Low Z	5	-	ns
t <sub>OLZ</sub>	Output Enable to Output in Low Z	5	-	ns
t <sub>CHZ</sub>	Chip Disable to Output in High Z	-	25	ns
t <sub>BHZ</sub>	Byte Disable to Output in High Z	-	25	ns
t <sub>OHZ</sub>	Output Disable to Output in High Z	-	25	ns
t <sub>OH</sub>	Output Hold from Address Change	10	-	ns
Write Cycle				
t <sub>WC</sub>	Write Cycle Time	70	-	ns
t <sub>CW</sub>	Chip Enable to End of Write	60	-	ns
t <sub>BW</sub>	Byte Enable to End of Write	60	-	ns
t <sub>AS</sub>	Address Setup Time	0	-	ns
t <sub>AW</sub>	Address Valid to End of Write	60	-	ns
t <sub>WP</sub>	Write Pulse Width	50	-	ns
t <sub>WR</sub>	Write Recovery Time	0	-	ns
t <sub>WHZ</sub>	Write to Output in High Z	-	30	ns
t <sub>DW</sub>	Data to Write Time Overlap	30	-	ns
t <sub>DH</sub>	Data Hold from Write Time	0	-	ns
t <sub>OW</sub>	Output Active from End of Write	5	-	ns


Note: t<sub>CHZ</sub>, t<sub>BHZ</sub> and t<sub>OHZ</sub> and t<sub>WHZ</sub> are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.


**Timing Waveforms**
**Read Cycle 1<sup>(1, 2, 4)</sup>**

**Read Cycle 2<sup>(1, 2, 3)</sup>**


- Notes:
1.  $\overline{WE}$  is high for Read Cycle.
  2. Device is continuously enabled  $\overline{CE} = V_{IL}$ ,  $\overline{HB} = V_{IL}$  and, or  $\overline{LB} = V_{IL}$ .
  3. Address valid prior to or coincident with  $\overline{CE}$  and ( $\overline{HB}$  and, or  $\overline{LB}$ ) transition low.
  4.  $\overline{OE} = V_{IL}$ .
  5. Transition is measured  $\pm 500\text{mV}$  from steady state. This parameter is sampled and not 100% tested.



**Timing Waveforms (continued)**
**Write Cycle 1  
(Write Enable Controlled)**




**Timing Waveforms (continued)**
**Write Cycle 2  
(Chip Enable Controlled)**


**Timing Waveforms (continued)**
**Write Cycle 3  
(Byte Enable Controlled)**


- Notes:
1.  $t_{As}$  is measured from the address valid to the beginning of Write.
  2. A Write occurs during the overlap ( $t_{wP}$ ,  $t_{w}$ ) of a low  $\overline{CE}$ ,  $\overline{WE}$  and ( $\overline{HB}$  and, or  $\overline{LB}$ ).
  3.  $t_{w}^3$  is measured from the earliest of  $\overline{CE}$  or  $\overline{WE}$  or ( $\overline{HB}$  and, or  $\overline{LB}$ ) going high to the end of the Write cycle.
  4.  $\overline{OE}$  level is high or low.
  5. Transition is measured  $\pm 500\text{mV}$  from steady state. This parameter is sampled and not 100% tested.

**AC Test Conditions**


Input Pulse Levels	0V to 3.0V
Input Rise And Fall Time	5 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Figures 1 and 2


**Figure 1. Output Load**

**Figure 2. Output Load for  $t_{CLZ}$ ,  $t_{OLZ}$ ,  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$ , and  $t_{OW}$** 
**Data Retention Characteristics** ( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$  or  $-25^\circ\text{C}$  to  $85^\circ\text{C}$ )

Symbol	Parameter	Min.	Max.	Unit	Conditions	
$V_{DR}$	VCC for Data Retention	2.0	3.6	V	$\overline{CE} \geq VCC - 0.2V$	
$I_{CCDR}$	Data Retention Current	S-Version	-	5*	$\mu\text{A}$	$VCC = 2.0V$ , $\overline{CE} \geq VCC - 0.2V$ $V_{IN} \geq 0V$
		SI-Version	-	10**		
$t_{CDR}$	Chip Disable to Data Retention Time	0	-	ns	See Retention Waveform	
$t_R$	Operation Recovery Time	$T_{RC}$	-	ns		

\* A62S8316-70S                       $I_{CCDR}$ : max.  $1\mu\text{A}$  at  $T_A = 0^\circ\text{C}$  to  $+40^\circ\text{C}$


\*\* A62S8316-70SI                     $I_{CCDR}$ : max.  $1\mu\text{A}$  at  $T_A = 0^\circ\text{C}$  to  $+40^\circ\text{C}$

**Low VCC Data Retention Waveform**

**Ordering Information**

Part No.	Access Time (ns)	Operating Current Max. (mA)	Standby Current Max. (mA)	Package
A62S8316V-70S	70	50	10	44L TSOP
A62S8316V-70SI		50	15	44L TSOP
A62S8316G-70S		50	10	48B Mini BGA
A62S8316G-70SI		50	15	48B Mini BGA

**Package Information**
**TSOP 44L (Type II) Outline Dimensions**

unit: inches/mm




Symbol	Dimensions in inches			Dimensions in mm		
	Min	Nom	Max	Min	Nom	Max
A	-	-	0.047	-	-	1.20
A1	0.002	-	0.006	0.05	-	0.15
A2	0.037	0.039	0.041	0.95	1.00	1.05
b	0.012	-	0.018	0.30	-	0.45
c	0.005	-	0.008	0.12	-	0.21
D	0.720	0.725	0.730	18.28	18.41	18.54
ZD	0.032 REF			0.805 REF		
E	0.455	0.463	0.471	11.56	11.76	11.96
E1	0.395	0.400	0.405	10.03	10.16	10.29
L	0.019	0.023	0.027	0.49	0.59	0.69
L1	0.031 REF			0.80 REF		
e	0.031 BSC			0.80 BSC		
y	-	-	0.004	-	-	0.10
θ	0°	-	5°	0°	-	5°

**Notes:**

1. The maximum value of dimension D includes end flash.
2. Dimension E<sub>1</sub> does not include resin fins.
3. Dimension ZD includes end flash.

**Package Information**
**Mini BGA 6X8 (48 BALLS) Outline Dimensions**

unit : millimeter(mm)



Symbol	Min	Typ	Max
A	-	0.75	-
B	5.90	6.00	6.10
B1	-	3.75	-
C	7.90	8.00	8.10
C1	-	5.25	-
D	0.30	0.35	0.40
E	1.00	1.10	1.20
E1	-	0.36	-
E2	-	0.22	-