**Industrial Temperature** 



### CMOS Single Chip $\mu$ -Law / A-Law Synchronous Combo Codecs With Filters

August 1996


#### **Features**

- Independent Transmit and Receive Sections With 75dB Isolation
- Low Power CMOS 80mW (Operating) 10mW (Standby)
- Stable Voltage Reference On-Chip
- Meets or Exceeds AT&T D3, and CCITT G.711, G.712 and G.733 Specifications
- Input Analog Filter Eliminates Need for External Anti-Aliasing Prefilter
- Input/Output Op Amps for Programming Gain
- Output Op Amp Provides ± 3.1V into a 600Ω Load or Can Be Switched Off for Reduced Power(70mW)
- Special Idle Channel Noise Reduction Circuitry for Crosstalk Suppression

- Encoder has Dual-Speed Auto-Zero Loop for Fast Acquisition on Power-up
- Low Absolute Group Delay = 450μsec @ 1kHz

### **General Description**

The S3506 and S3507 are monolithic silicon gate CMOS Companding Encoder/Decoder chips designed to implement the per channel voice frequency Codecs used in PCM systems. The chips contain the band-limiting filters and the analog  $\div$  digital conversion circuits that conform to the desired transfer characteristic. The S3506 provides the European A-Law companding and the S3507 provides the North American  $\mu$ -Law companding characteristic.





**Industrial Temperature** 

August 1996

## CMOS Single Chip $\mu$ -Law / A-Law Synchronous Combo Codecs With Filters

### **General Description** (Continued)

These circuits provide the interface between the analog signals of the subscriber loop and the digital signals of the PCM highway in a digital telephone switching system. The devices operate from dual power supplies of  $\pm 5V$ .

For a sampling rate of 8kHz, PCM input/output data rate can vary from 64kb/s to 2.1Mb/s. Separate transmit/ receive timing allows synchronous or time-slot asynchronous operation.

In 22-pin cerdip or ceramic packages (.400" centers) the S3506/S3507 are ideally suited for PCM applications: Exchange, PABX, or Digital Telephone as well as fiber optic and other non-telephone uses. A 28-pin version, the S3507A, provides standard  $\mu\text{-Law}$  A/B signaling capability. These devices are also available in a 28-pin chip carrier.

### **Absolute Maximum Ratings**

DC Supply Voltage V <sub>DD</sub>	+ 6 OV
DC Supply Voltage V <sub>SS</sub>	- 6.0V
Operating Temperature	-40°C to +85°C
Storage Temperature	-65°C to +150°C
Power Dissipation at 25°C	
Digital Input	
Analog Input	$V_{SS} - 0.3 \le V_{IN} \le V_{DD} + 0.3$

### Electrical Operating Characteristics (T<sub>A</sub> = -46° to 90°C)

**Power Supply Requirements** 

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{DD}$	Positive Supply	4.75	5.0	5.25	V	
$V_{SS}$	Negative Supply	-4.75	-5.0	-5.25	V	-
P <sub>OPR</sub>	Power Dissipation (Operating)		80	140	mW	
P <sub>OPR</sub>	Power Dissipation (Operating w/o Output Op Amp		70		mW	$V_{DD} = 5.0V$
P <sub>STBY</sub>	Power Dissipation (Standby)		10	25	mW	$V_{DD} = -5.0V$

## AC Characteristics: (Refer to Figures 3A and 4A)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$D_{SYS}$	System Clock Duty Cycle	40	50	60	%	· · · · · · · · · · · · · · · · · · ·
f <sub>SC</sub>	Shift Clock Frequency	0.064		2.048	MHz	
D <sub>SC</sub>	Shift Clock Duty Cycle	40	50	60	%	-
rc	Shift Clock Rise Time			100	ns	
fc	Shift Clock Fall Time		1014	100	ns	
rs	Strobe Rise Time		-	100	ns	
fs	Strobe Fall Time			100	ns	
sc	Shift Clock to Strobe (On) Delay	-100	0	200	ns	
t <sub>sw</sub>	Strobe Width	600ns	5851 5	124.3μs <b>T</b> 1 = -	@2.048 MHz	700ns min @1.544MHz

### **Industrial Temperature**



## CMOS Single Chip $\mu\text{-Law}$ / A-Law Synchronous Combo Codecs With Filters

August 1996

### AC Characteristics (Continued) (Refer to Figures 3A and 4A)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
t <sub>cd</sub>	T-Shift Clock to PCM OUT Delay		100	150	ns	100pF, 510Ω Load
tdc	R-Shift Clock to PCM IN Set-Up Time	60			ns	
trd	PCM Output Rise Time C <sub>L</sub> = 100pF		50	100	ns	to 3V; 510Ω to V <sub>DD</sub>
tfd	PCM Output Fall Time C <sub>L</sub> = 100pF		50	100	ns	to .4V; 510Ω to V <sub>DD</sub>
tdss	A/B Select to Strobe Trailing Edge Set-up Time	100			ns	

### **DC Characteristics:** $(V_{DD} = +5V, V_{SS} = -5V)$

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
R <sub>INA</sub>	Analog Input Resistance IN + , IN -	100			ΚΩ	
C <sub>IN</sub>	Input Capacitance to Ground		7	15	pF	All Logic and Analog Inputs
	R-Shift Clock, T-Shift Clock, PCM IN, System Clock, Strobe, PDN					
I <sub>INL</sub>	Logic Input Low Current			1	μΑ	$V_{IL} = 0.8V$
INH	Logic Input High Current			1 1	μΑ	$V_{IH} = 2.0V$
I <sub>INL</sub> I <sub>INH</sub>	T-A/B SEL, A IN, B IN, R-A/B SEL Logic Input Low Current Logic Input High Current			600 600	μA μA	$V_{IL} = 0.8V$ $V_{IH} = 2.0V$
V <sub>IL</sub>	Logic Input "Low" Voltage			0.8	٧	
V <sub>IH</sub>	Logic Input "High" Voltage	2.0			V	
V <sub>OL</sub>	Logic Output ''Low'' Voltage (PCM Out)			0.4	V	510 <b>Ω</b> Pull-up to V <sub>DD</sub> + 2 LSTTL
V <sub>OL</sub>	Logic Output "Low" Voltage (A/B OUT)			0.4	V	$I_{OL} = 1.6 \text{mA}$
V <sub>OH</sub>	Logic Output ''High'' Voltage	2.4			V	$I_{OH} = 40\mu A$
R <sub>L</sub>	Output Load Resistance V <sub>OUT</sub>	600			Ω	

#### **Transmission Delays**

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
	Encoder		125		μs	From T <sub>STROBE</sub> to the Start of Digital Transmitting
	Decoder	30	8T + 25		μS	$T = Period in \mu s of R_{SHIFT} CLOCK$
	Transmit Section Filter			182	μS	@1kHz
	Receive Section Filter			110	μs	@1kHz



**Industrial Temperature** 

August 1996

## CMOS Single Chip $\mu\text{-Law}$ / A-Law Synchronous Combo Codecs With Filters

# S3507/S3507A Single-Chip $\mu$ -Law Filter/Codec Performance

Symbol	Parameter		Min.	Тур.	Max.	Units	Conditions
ICN <sub>W</sub> ICN <sub>SF</sub>	Idle Channel Noise (Weighted Noise) Idle Channel Noise (Single Frequency Noise)			- 85	-66.5 -60	dBm0p dBm0	CCITT G.712 4.1 CCITT G.712 4.2
ICN <sub>R</sub>	Idle Channel N	loise (Receive Section)			<b>–74</b>	dBm0p	CCITT G.712 4.3
	Spurious Out-o Channel Outpu	of-Band Signals at ut			- 28	dBm0	CCITT G.712 6.1
IMD <sub>2F</sub> IMD <sub>PF</sub>	Intermodulatio	n (2 Tone method) n wer Frequency)			- 35 - 49	dBm dBm	CCITT G.712 7.1 CCITT G.712 7.2
	Spurious In-Ba Channel Outpu	and Signals at the It Port			-40	dBm0	CCITT G.712 9
	Interchannel C	rosstalk V <sub>IN</sub> — V <sub>OUT</sub>	75	80		dB	CCITT G.712 11
$V_{IN(Max)}$	Max Coding A	nalog Input Level		±3.1		V <sub>Opk</sub>	
V <sub>OUT</sub> (Max)	Max Coding A	nalog Output Level		±3.1		V <sub>Opk</sub>	$R_L = 600\Omega$
AD	Absolute Delay	/ End-to-End @ 1KHz		450	500	μsec	@ 0dBm0
ED	Envelope	500 to 600Hz		200	750	μsec	Relative to Mini-
	Delay	600 to 1000Hz		120	375	μsec	mum Delay
	Distortion	1000Hz to 2600Hz		110	125	μsec	Frequency
		2600Hz to 2800Hz		160	750	μsec	· .
SD	Signal to	0 to -30dBm0	33.5	39		dB	Method 2 - Sine-
	Total	- 40dBm0	27.5	31		dB	wave Signal Used
	Distortion	- 45dBm0	22.5	26		dB	]
FR	<del> </del>	ponse 300Hz to 3000Hz			±.25	dB	
GT	Variations (En	with Input Level d-to-End. Each half shalf this value.)		±0.2 ±0.4 ±1.0	±0.5 ±1.0 ±3.0	dB	+3 to -40 dBm0 -45 to -50 dBm0 -55dBm0
ΔG	Gain Variation and Power Su	with Temperature oply Variation		±0.25		dB	
	Transmit Gain	Repeatability		±0.1	±0.2	dB	
	Receive Gain F	Repeatability		± 0.1	±0.2	dB	
0TLP <sub>R</sub>	Zero Transmission Level Point (Decoder See Figure 1)			1.51		VRMS	V <sub>OUT</sub> Digital Milli- watt Response
OTLP <sub>T</sub>	Zero Transmis (Encoder See	sion Level Point Figure 1)		1.51		VRMS	V <sub>IN</sub> to Yield Same as Digital Milli- watt Response at Decoder

**Industrial Temperature** 



## CMOS Single Chip $\mu$ -Law / A-Law Synchronous Combo Codecs With Filters

August 1996

## S3507/S3507A Single-Chip $\mu$ -Law Filter/Codec Performance

Symbol	Parameter		Min.	Тур.	Max.	Units	Conditions
ICN <sub>W</sub> ICN <sub>SF</sub> ICN <sub>R</sub>	Idle Channel Noise (Weighted Noise) Idle Channel Noise (Single Frequency Noise) Idle Channel Noise (Receive Section) Spurious Out-of-Band Signals at the Channel Output			5	-66.5 -60 -74 -28	dBm0 dBm0 dBm0 dBm0	
OTLP <sub>T</sub>	Zero Transmission (Encoder See Fig		1.51		VRMS	V <sub>IN</sub> to Yield Same as Digital Milliwatt Response at Decoder	
OTLP <sub>R</sub>	Zero Transmission (Decoder See Fig			1.44		VRMS	V <sub>OUT</sub> Digital Milliwatt Response
AD	Absolute Delay Er	nd-to-End @ 1KHz		450	500	μsec	@ 0dBm0
ED	Envelope	500 to 600Hz		200	750	$\mu$ sec	Relative to
	Delay	600 to 1000Hz		120	375	μSec	Minimum
	Distortion	1000Hz to 2600Hz		110	125	$\mu$ SeC	Delay
	•	2600Hz to 2800Hz		160	750	$\mu$ SeC	Frequency
SD	Signal to	0 to -30dBm0	33.5	39		dB	
	Total	— 40dBm0	27.5	31		dB	
	Distortion	- 45dBm0	22.5	26		dB	
FR	Frequency Respon	nse 300Hz to 3000Hz			±.25	dB	
IMD <sub>2F</sub> IMD <sub>PF</sub>	Intermodulation (2 Intermodulation (1 Spurious In-Band Channel Output P	Tone + Power Frequency) Signals at the			- 35 - 49 - 40	dBm dBm dBm0	
	Interchannel Cros		75	80		dB	
V <sub>IN(Max)</sub> V <sub>OUT(Max)</sub>	Max Coding Analo Max Coding Analo	og Input Level		±3.1 ±3.1		V <sub>Opk</sub> V <sub>Opk</sub>	$R_L = 600\Omega$
GT		h Input Level Variations n Half Channel is One n)		±0.2 ±0.4 ±1.0	±0.5 ±1.0 ±3.0	dB dB dB	+3 to -40 dBm0 -45 to -50 dBm0 -55 dBm0
△G	Gain Variation with	/ Variation		±0.25		dB	
	Transmit Gain Rep	,		±0.1	±0.2	dB	
	Receive Gain Repe	eatability		±0.1	±0.2	dB	



**Industrial Temperature** 

August 1996

## CMOS Single Chip $\mu\text{-Law}$ / A-Law Synchronous Combo Codecs With Filters

## **Pin/Function Descriptions**

Pin	\$3506/\$3507	\$3507A	Description
SYS CLK	4	5	<b>System Clock</b> —This pin is a TTL compatible input for a 256kHz, 1.544MHz, 2048MHz, or 1.536MHz clock that is divided down to provide the filter clocks. The status of CLK SEL pin must correspond to the provided clock frequency.
T-SHIFT	3	4	<b>Transmit Shift Clock</b> —This TTL compatible input shifts PCM data out of the coder on the positive going edges after receiving a positive edge on the T-STROBE input. The clocking rate can vary from 64kHz to 2.048MHz.
R-SHIFT	9	13	<b>Receive Shift Clock</b> —This TTL compatible input shifts PCM data into the decoder on the negative going edges after receiving a positive edge on the R-STROBE input. The clocking rate can vary from 64kHz to 2.048MHz.
T-STROBE	5	6	<b>Transmit Strobe</b> —This TTL compatible pulse input (8kHz) is used for analog sampling and for initiating the PCM output from the coder. It must be synchronized with the T-SHIFT clock with its positive going edges occurring with the positive edge of the shift clock. The width of this signal is not critical. An internal bit counter generates the necessary timing for PCM output.
R-STROBE	10	14	<b>Receive Strobe</b> —This TTL compatible pulse input (8kHz) initiates clocking of PCM input data into the decoder. It must be synchronized with the R-SHIFT clock with its positive going edges occurring with the positive edge of the shift clock. The width of the signal is not critical. An internal bit counter generates necessary timing for PCM input.
CLK SEL	2	3	<b>Clock Select</b> —This pin selects the proper divide ratios to utilize either 256kHz, 1.544MHz, 2.048MHz, or 1.536MHz as the system clock. The pin is tied to $V_{00}$ (+5V) for 2.048MHz, to $V_{SS}$ (-5V) for 1.544MHz or 1.536MHz operation, or to D GND for 256kHz operation.
PCM OUT	6	7	<b>PCM Output</b> —This is a LS-TTL compatible open-drain output. It is active only during transmission of PCM output for 8 bit periods of T-SHIFT clock signal following a positive edge of the T-STROBE input. Data is clocked out by the positive edge of the T-SHIFT clock into one $510\Omega$ pull-up per system plus 2 LS-TTL inputs.
PCM IN	11	15	<b>PCM Input</b> —This is a TTL compatible input for supplying PCM input data to the decoder. Data is clocked in by the negative edge of T-SHIFT clock.
C <sub>AZ</sub> C <sub>AZ</sub> GND	8 14	11 18	<b>Auto Zero</b> — A capacitor of $0.1\mu\text{F} \pm 20\%$ should be connected between these pins for coder auto zero operation. Sign bit of the PCM data is integrated and fed back to the comparator for DC offset cancellation.
$V_{REF}$	1	28	<b>Voltage Reference</b> — Output of the internal band-gap reference voltage ( $\approx$ -3.075V) generator is brought out to $V_{REF}$ pin. Do not load this pin.
1N + 1N - V <sub>IN</sub>	15 16 17	19 20 21	These pins are for analog input signals in the range of $-V_{REF}$ to $+V_{REF}$ . IN $-$ and IN $+$ are the inputs of a high input impedance op amp and $V_{IN}$ is the output of this op amp. These three pins allow the user complete control over the input stage so that it can be connected as a unity gain amplifier, amplifier with gain, amplifier with adjustable gain or as a differential input amplifier. The adjustable gain configuration will facilitate calibration of the transmit channel. $V_{IN}$ should not be loaded by less than 47K ohms.
FLT OUT	19	23	Filter Out—This is the output of the low pass filter which represents the recreated analog signal from the received PCM data words. The filter sample frequency of 256kHz is down 37dB at this point. This is a high impedance output which can be used by itself or connected to the output amplifier stage which has a low output impedance. It should not be loaded by less than 47K ohms, or the Digital MilliWatt response will fall off slightly.

#### **Industrial Temperature**



### CMOS Single Chip $\mu$ -Law / A-Law Synchronous Combo Codecs With Filters

August 1996

### Pin/Function Descriptions (Continued)

Pin	\$3506/\$3507	S3507A	Description
OUT — V <sub>OUT</sub>	20 21	24 25	These two pins are the output and input of the uncommitted output amplifier stage. Signal at the FLT OUT pin can be connected to this amplifier to realize a low output impedance with unity gain, increased gain or reduced gain. This allows easier calibration of the receive channel. The $V_{OUT}$ pin has the capability of driving 0dBm into a 600 $\Omega$ load. (See Figure 1). If OUT — is connected directly to $V_{SS}$ the op amp will be powered down, reducing power consumption by 10mW, typically.
$V_{ m DD}$ $V_{ m SS}$	22 12	27 16	These are power supply pins. $V_{DD}$ and $V_{SS}$ are positive and negative supply pins, repectively (typ. +5V, -5V). $V_{DD}$ should be applied first.
A GND D GND	13 7	17 8	Analog and digital ground pins are separate for minimizing crosstalk.
PDN	18	22	<b>Power Down</b> —This TTL compatible input when held low puts the chip into the powered down mode regardless of strobes. The chip will also power down if the strobes stop. The strobes can be high or low, but as long as they are static, the powered down mode is in effect. Should be tied to +5 when not used.
A IN B IN T-A/B SEL		2 1 26	The transmit A/B select input selects the A signal input on a positive transition and the B signal input on the negative transition. These inputs are TTL compatible. The A/B signaling bits are sent in bit 8 of the PCM word in the frame following the frame in which T-A/B SEL input makes a transition. A common A/B select input can be used for all channels in a multiplex operation, since it is synchronized to the T-STROBE input in each device.
A OUT B OUT R-A/B SEL		10 9 12	In the decoder the A/B signaling bits received in the PCM input word are latched to the respective outputs in the same frame in which the R-AB SEL input makes a transition. A bit is latched on a positive transition and B bit is latched on a negative transition. A common A/B select input can be used for all channels in a multiplex operation.

#### **Functional Description**

The simplified block diagram of the S3506/S3507 appears on page one. The device contains independent circuitry for processing transmit and receive signals. Switched capacitor filters provide the necessary bandwidth limiting of voice signals in both directions. Circuitry for coding and decoding operates on the principle of successive approximation, using charge redistribution in a binary weighted capacitor array to define segments and a resistor chain to define steps. A bandgap voltage generator supplies the reference level for the conversion process.

#### **Transmit Section**

Input analog signals first enter the chip at the uncommitted op amp terminals. This op amp allows gain trim to be used to set 0TLP in the system. From the  $V_{\rm IN}$  pin the signal enters the 2nd order analog antialiasing filter. This filter eliminates the need for any off-chip filtering as it provides attenuation of 34dB (typ.) at 256kHz and 46dB (typ.) at 512Hz. From the Cosine Filter the signal enters a 5th Order Low-Pass Filter clocked at

256kHz, followed by a 3rd Order High-Pass Filter clocked at 64kHz. The resulting band-pass characteristics meet the CCITT G.711, G.712 and G.733 specifications. Some representative attenuations are >26dB (typ) from 0 to 60Hz and >35dB (typ) from 4.6kHz to 100kHz. The output of the high pass filter is sampled by a capacitor array at the sampling rate of 8kHz. The polarity of the incoming signal selects the appropriate polarity of the reference voltage. The successive approximation analog-to-digital conversion process requires  $9\frac{1}{2}$  clock cycles, or about  $72\mu s$ . A switched capacitor dual-speed, auto-zero loop using a small non-critical external capacitor ( $0.1\mu F$ ) provides DC offset cancellation by integrating the sign bit of the PCM data and feeding it back to the non-inverting input of the comparator.

The PCM data word is formatted according to the  $\mu$ -law companding curve for the S3507 with the sign bit and the ones complement of the 7 magnitude bits according to the AT&T D3 specification. In the S3506 the PCM data word is formatted according to the A-Law companding curve with alternate mark inversion (AMI), meaning that the even bits are inverted per CCITT specifications.



**Industrial Temperature** 

August 1996

## CMOS Single Chip $\mu$ -Law / A-Law Synchronous Combo Codecs With Filters


Included in the circuitry of the S3507/S3507A is "All Zero" code suppression so that negative input signal values between decision value numbers 127 and 128 are encoded as 00000010. This prevents loss of repeater synchronization by T1 line clock recovery circuitry as there are never more than 15 consecutive zeros. The 8-bit PCM data is clocked out by the transmit shift clock which can vary from 64kHz to 2.048MHz.

#### Idle Channel Noise Suppression

An additional feature of the CODEC is a special circuit to eliminate any transmitted idle channel noise during quiet periods. When the input of the chip is such that for 250msec, the only code words generated were  $\pm 0$ ,  $\pm 0$ ,  $\pm 0$ ,  $\pm 0$ , the output word will be a  $\pm 0$ . The steady  $\pm 0$  state prevents alternating sign bits or LSB from toggling and thus results in a quieter signal at the decoder. Upon detection of a different value, the output resumes normal operation, resetting the 250msec, timer. This feature is a form of Idle Channel Noise or Crosstalk Suppression. It is of particular importance in the S3506 A-Law version because the A-Law transfer characteristic has "mid-riser" bias which enhances low level signals from crosstalk.

#### **Receive Section**

A receive shift clock, variable between the frequencies of 64kHz to 2.048MHz, clocks the PCM data into the input buffer register once every sampling period. A charge proportional to the received PCM data word appears on the decoder capacitor array. A sample and hold initialized to zero by a narrow pulse at the beginning of each sampling period integrates the charge and holds for the rest of the sampling period. A switchedcapacitor 5th Order Low-Pass Filter clocked at 256kHz smooths the sampled and held signal. It also performs the loss equalization to compensate for the sin x/x distortion due to the sample and hold operation. The filter output is available for driving electronic hybrids directly as long as the impedance is greater than 47kΩ. When used in this fashion the low impedance output amp can be switched off for a savings in power consumption. When it is required to drive a  $600\Omega$  load the output is configured as shown in Figure 1 allowing gain trimming as well as impedance matching. With this configuration a transmission level of 0dBm can be delivered into the load with the +3.14dB or +3.17dB overload level being the maximum expected level.



#### **Industrial Temperature**



### CMOS Single Chip $\mu$ -Law / A-Law Synchronous Combo Codecs With Filters

August 1996

#### **Power Down Logic**

Powering down the CODEC can be done in several ways. The most direct is to drive the PDN pin to a low level. Stopping both the transmit strobe and the receive strobe will also put the chip into the stand-by mode. The strobes can be held high or low.

#### **Voltage Reference Circuitry**

A temperature compensated band-gap voltage generator (-3.075V) provides a stable reference for the coder and decoder. Two amplifiers buffer the reference and supply the coder and decoder independently to minimize crosstalk. This reference voltage is trimmed during assembly to ensure a minimum gain error of  $\pm 0.2 dB$  due to all causes. The  $V_{REF}$  pin should not be connected to any load.

#### **Power Supply and Clock Application**

For proper operation  $V_{DD}$  and  $V_{SS}$  should be applied simultaneously. If not possible, then  $V_{SS}$  should be applied first. To avoid forward-biasing the device the clock voltages should not be applied before the power supply voltages are stable. When cards must be plugged into a "hot" system it may be necessary to install  $1000\Omega$  current-limiting resistors in series with the clock lines to prevent latch-up.

#### **Timing Requirements**

The internal design of the Single-Chip CODEC paid careful attention to the timing requirements of various systems. In North America, central office and channel-bank designs follow the American Telephone and Telegraph Company's T1 Carrier PCM format to multiplex 24 voice channels at a data rate of 1.544Mb/s. PABX designs, on the other hand, may use their own multiplexing formats with different data rates. Yet, in digital telephone designs, CODEC's may be used in a non-multiplexed form with a data rate as low as 64kb/s. The S3507 and S3507A fill these requirements.

In Europe, telephone exchange and channelbank designs follow the CCITT carrier PCM format to multiplex 30 voice channels at a data rate of 2.048Mb/s. The S3506 is designed for this market and will also handle PABX and digital telephone applications requiring the A-Law transfer characteristics.

The timing format chosen for the AMI Codec allows operation in both multiplexed or non-multiplexed form with data rates variable from 64kb/s to 2.048Mb/s. Use of separate internal clocks for filters and for shifting of PCM input/output data allows the variable data rate capability. Additionally, the S3506/S3507 does not require that the 8kHz transmit and receive sampling strobes be exactly 8 bit periods wide. The device has an internal bit counter that counts the number of data bits


shifted. It is reset on the leading (+) edges of the strobe, forcing the PCM output in a high impedance state after the 8th bit is shifted out. This allows the strobe signal to have any duty cycle as long as its repetition rate is 8kHz and transmit/receive shift clocks are synchronized to it. Figure 2 shows the waveforms in typical multiplexed uses of the CODEC.

#### **System Clock**

The basic timing of the Codec is provided by the system clock. This 2.048MHz, 1.544MHz, or 256kHz clock is divided down internally to provide the various filter clocks and the timing for the conversions. In most systems this clock will also be used as the shift clock to clock in and out the data. However, the shift clock can actually be between 64kHz and 2.048MHz as long as one of the system clock frequencies is provided. Independent strobes and shift clocks allow asynchronous time slot operation of transmit and receive. The 3507 will also operate with a 1.536MHz system clock, as used in some PABX systems, with the CLK SEL pin in the 1.544MHz Mode.

#### Signaling in µ-Law Systems

The S3506 and S3507 are compact 22-pin devices to meet the two worldwide PCM standards. In  $\mu$ -Law systems there can be a requirement for signaling information to be carried in the bit stream with the coded analog data. This coding scheme is sometimes called 7-5/6 bit rather than 8 bit because the LSB of every 6th frame is replaced by a signaling bit. This is referred to as A/B Signaling and if a signaling frame carries the "A" bit, then 6 frames later the LSB will carry the "B" bit. To meet this requirement, the S3507A is available in a 28-pin dip package, or in a 28-pin chip carrier, as 6 more pins are required for the inputs and outputs of the A/B signaling.






**Industrial Temperature** 

August 1996

## CMOS Single Chip $\mu$ -Law / A-Law Synchronous Combo Codecs With Filters




Industrial Temperature



### CMOS Single Chip $\mu$ -Law / A-Law Synchronous Combo Codecs With Filters

August 1996



<sup>\*</sup>In this example, the shift clock is the system clock (1.544 or 2.048MHz). In systems where the data shift rate is not the same, the relationship of each to the strobe remains the same. The system clock and shift clock must relate to the strobe within the t<sub>sc</sub>, t<sub>ss</sub> timing requirements.

The effect of the strobe occurring after the shift clock is to shorten the first (sign) bit at the data output.

The length of the strobe is not critical. It must be at a logic state longer than one system clock cycle. Therefore, the minimum would be >488ns at 2.048 and the maximum <124.3µsec at 1.544MHz.

	MIN	MAX
t <sub>cw</sub>	195nsec.	9.38µsec.
t <sub>rs</sub>		100ns
t <sub>fS</sub>		100ns
t <sub>sc</sub> (t <sub>ss</sub> )	— 100nsec.	200ns
t <sub>rc</sub>		100ns
t <sub>fC</sub>		100ns
t <sub>sw</sub>	600ns*	124.3µsec.
t <sub>cd</sub>	100nsec.	150ns
t <sub>dc(setup time, hold time)</sub>	60nsec.	
t <sub>rdi</sub>		100ns
t <sub>fdi</sub>		100ns

<sup>‡</sup>That is, the strobe can precede the shift clock by 200nsec, or follow it by as much as 100nsec.

In the AT&T T1 carrier PCM format an A/B signaling method conveys channel information. It might include the on-or-off hook status of the channel, dial pulsing (10 or 20 pulses per second), loop closure, ring ground, etc., depending on the application. Two signaling conditions (A and B) per channel, giving four possible signaling states per channel are repeated every 12 frames (1.5 milliseconds). The A signaling condition is sent in bit 8 of all 24 channels in frame 6. The B signaling conditions is sent in frame 12. In each frame, bit 193 (the S bit) performs the terminal framing function and serves to identify frames 6 and 12.

The S3507A in a 28-pin package is designed to simplify the signaling interface. For example, the A/B select input pins are transition sensitive. The transmit A/B select pin selects the A signal input on a positive transition and the B signal input on the negative transition. Internally, the device synchronizes the A/B select input with the strobe signal. As a result, a common A/B select signal can be used for all 24 transmit channels in the channelbank. The A and B signaling bits are sent in the frame following the frame in which the A/B select input makes the transition. Therefore, A/B select input must go positive in the beginning of frame 5 and the negative in the beginning of frame 11 (see Figure 3).


<sup>@2.048</sup>MHz 700ns @1.544MHz



**Industrial Temperature** 

August 1996

## CMOS Single Chip $\mu$ -Law / A-Law Synchronous Combo Codecs With Filters




**Industrial Temperature** 



### CMOS Single Chip $\mu$ -Law / A-Law Synchronous Combo Codecs With Filters

August 1996



The decoder uses a similar scheme for receiving the A and B signaling bits, with one difference. They are latched to the respective outputs in the same frame in which the A/B select input makes a transition. Therefore, the receive A/B select input must go high at the beginning of frame 6 and go low at the beginning of frame 12.

#### **Applications Examples**

There are two major categories of Codec applications. Central office, channel bank and PABX applications using a multiplex scheme, and digital telephone type dedicated applications. Minor applications are various A/D or D/A needs where the 8 bit word size is desirable for  $\mu P$  interface and fiber optic multiplex systems where non-standard data rates may be used.

#### A Subscriber Line Interface Circuit

Figure 4 shows a typical diagram of a subscriber line interface circuit using the S3507A. The major elements

₩ 4055916 0015862 387 ₩

of such a circuit used in the central office or PABX are a two-to-four wire converter, PCM Codec with filters (S3507A) and circuitry for line supervision and control. The two-to-four wire converter—generally implemented by a transformer-resistor hybrid—provides the interface between the two-wire analog subscriber loop and the digital signals of the time-division-multiplexed PCM highways. It also supplies battery feed to the subscriber telephone. The line supervision and control circuitry provides off-hook and disconnect supervision, generates ringing and decodes rotary dial pulses. It supplies the A/B signaling bits to the coder for transmission within the PCM voice words. It receives A/B signaling outputs from the decoder and operates the A/B signaling relays.

In the T1 carrier system, 24 voice channels are multiplexed to form the transmit and receive highways, 8 data bits from each channel plus a framing bit called the S bit form a 193 bit frame. Since each channel is sampled 8000 times per second, the resultant data rate is 1.544Mb/s.



**Industrial Temperature** 

August 1996


### CMOS Single Chip $\mu$ -Law / A-Law Synchronous Combo Codecs With Filters

Within the channelbank the transmit and receive channels of a Codec can occupy the same time slot for a synchronous operation or they can be independent of each other for time slot asynchronous operation. Asynchronous operation helps minimize switching delays through the system. Since the strobe or sync pulse for the coder and decoder sections is independent of each other in the S3507A, it can be operated in either manner.

In the CCITT carrier system, 30 voice channels and 2 framing and signaling channels are multiplexed to form the transmit and receive PCM highways, 8 data bits from each channel. Since each channel is sampled 8000 times per second, the resultant data rate is 2.048Mb/s.

The line supervision and control circuitry within each subscriber line interface can generate all the timing

signals for the associated Codec under control of a central processor. Alternatively, a common circuitry within the channelbank can generate the timing signals for all channels. Generation of the timing signals for the S3506 and S3507 is straightforward because of the simplified timing requirements (see Timing Requirements for details). Figures 5 and 5A show design schemes for generating these timing signals in a common circuitry. Note that only three signals: a shift clock, a frame reset pulse (coincident with the S bit) and a superframe reset pulse (coincident with the S bit in Frame 1) are needed. These signals are generated by clock recovery circuitry in the channelbank. Since the AMI Codec does not need channel strobes to be exactly 8-bit periods wide, extra decoding circuitry is not needed.




**Industrial Temperature** 



## CMOS Single Chip $\mu\text{-Law}$ / A-Law Synchronous Combo Codecs With Filters

August 1996





**Industrial Temperature** 

August 1996

### CMOS Single Chip $\mu$ -Law / A-Law Synchronous Combo Codecs With Filters

#### A Digital Telephone Application

Most new PABX designs are using PCM techniques for voice switching with an increasing trend toward applying them at the telephone level. The simplest form of a digital telephone design uses four wire pairs to interface to the switch. Two pairs carry transmit and receive PCM voice data. One pair supplies an 8kHz synchronizing clock signal and the remaining pair supplies power to the telephone. More sophisticated designs reduce costs by time-division-multiplexing and superimposition techniques which minimize the number of wire pairs. The AMI Single-Chip Codec is ideally suited for this application because of the low component count

and its simplified timing requirements. Figure 6 shows a schematic for a typical digital telephone design.

Since asynchronous operation is not necessary, transmit and receive timing signals are common. A phase-lock-loop derives the 256kHz system clock and 64kHz shift clock from the 8kHz synchronizing signal received from the switch. The synchronizing signal also serves as the transmit/receive strobe signal since its duty cycle is not important for Codec operation. Microphone output feeds directly into the coder input while the decoder output drives the receiver through an impedance transformer to complete the design.

