# 2525 AND 2535 

## USB POWER CONTROL SWITCHES



Note that the A2525EM (DIP) and the A2525EL (SOIC) are electrically identical and share a common terminal number assignment.

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $\mathrm{V}_{\text {IN }}$ 6.0 V
Output Voltage, $\mathrm{V}_{\text {Out }}$ 6.0 V Output Current,
$\mathrm{I}_{\text {Out }}$ $\qquad$ Internally Limited ENABLE Voltage Range,

$$
\mathrm{V}_{\mathrm{EN}} \ldots \ldots . . . . . . . . . . . . . . . . . \quad \mathbf{0} .3 \mathrm{~V} \text { to } 10 \mathrm{~V}
$$

Fault Flag Voltage, $\mathrm{V}_{\text {FLG }}$...... 8.0 V
Fault Flag Current, $\mathrm{I}_{\mathrm{FLG}}$. 50 mA
Package Power Dissipation,
$\qquad$ See Graph Operating Temperature Range, TA $\qquad$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature, $\mathrm{T}_{\mathrm{J}} \ldots \ldots . .+\mathbf{1 5 0}^{\circ} \mathbf{C}^{*}$ Storage Temperature Range, $\mathrm{T}_{\mathrm{S}}$. $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

* Fault conditions that produce excessive junction temperature will activate device thermal shutdown circuitry. These conditions can be tolerated but should be avoided.

The A2525EL/M and A2535EL/M are integrated high-side power switches, optimized for self-powered and bus-powered Universal Serial Bus (USB) applications. Few external components are necessary to satisfy USB requirements. The A2525EL/EM ENABLE inputs are active high; the A2535EL/EM are active low.

All devices are ideally suited for USB applications. Each switch channel supplies up to 500 mA as required by USB peripheral devices. In addition, the switch's low on-resistance permits achieving the USB voltage-drop requirements. Fault current is limited to typically 750 mA , satisfying the UL 25 VA safety requirements, and a flag output is available to indicate a fault condition to the local USB controller. Momentary voltage drops that may occur on the upstream port when the switch is enabled in bus-powered applications is eliminated by a "soft start" feature.

Additional features include thermal shutdown to prevent catastrophic switch failure from high-current loads, undervoltage lockout to ensure that the device remains OFF unless there is a valid input voltage present, and 3.3 V and 5 V logic-compatible enable inputs.
These switches are provided in 8-pin mini-DIP (suffix ' $M$ ') and 8-lead SOIC (suffix 'L') packages.

## Features

- 2.7 V to 5.8 V Input
- Up to 500 mA Continuous Load Current per Port
- $140 \mathrm{~m} \Omega$ Maximum ON-Resistance
- 1.25 A Maximum Short-Circuit Current Limit
- Individual Open-Drain Fault Flag Outputs
- $100 \mu \mathrm{~A}$ Typical ON-State Supply Current
- $<1 \mu \mathrm{~A}$ Typical OFF-State Supply Current
- Outputs Can be Forced Higher Than Input (off-state)
- Thermal Shutdown
- 2.2 V Typical Undervoltage Lockout
- 0.6 ms Turn On (soft-start) and Fast Turn Off
- A2525 (active-high) Improved Replacement for MIC2525-1
- A2535 (active-low) Improved Replacement for MIC2525-2


## Applications

- USB Hosts and Self-Powered Hubs
- USB Bus-Powered Hubs
- Hot Plug-In Power Supplies
- Battery-Charger Circuits

2525 and 2535
USB
POWER CONTROL SWITCHES

FUNCTIONAL BLOCK DIAGRAM


Dwg. FP-049


Dwg. PP-070-1A

Note that the A2535EM (DIP) and the
A2535EL (SOIC) are electrically identical and
share a common terminal number assignment.


Dwg. GP-009-2

> 2525 and 2535 USB
> POWER CONTROL SWITCHES

Electrical Characteristics at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$.

| Parameter | Test Conditions | Limits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Units |
| Operating Voltage Range | $\mathrm{V}_{\mathrm{IN}}$ | 2.7 | - | 5.8 | V |
| Switch Resistance | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=500 \mathrm{~mA}$ | - | 100 | 140 | $\mathrm{m} \Omega$ |
|  | $\mathrm{VIN}=3.3 \mathrm{~V}$, lout $=500 \mathrm{~mA}$ | - | 100 | 140 | $\mathrm{m} \Omega$ |
| Output Leakage Current | Output disabled, $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0$ | - | $<1.0$ | 10 | $\mu \mathrm{A}$ |
| Maximum Load Current |  | 500 | - | - | mA |
| Short-Circuit Current Limit | Output enabled into load, $\mathrm{V}_{\text {OUT }}=4 \mathrm{~V}$ | 0.5 | 0.75 | 1.25 | A |
| Current-Limit Threshold | Ramped load applied to enabled output, $\mathrm{V}_{\text {OUT }} \leq 4 \mathrm{~V}$ | - | 0.9 | - | A |
| ENABLE Input Threshold | Low-to-high transition | - | 2.1 | 2.4 | V |
|  | High-to-low transition | 0.8 | 1.9 | - | V |
| ENABLE Input Hysteresis |  | - | 0.2 | - | V |
| ENABLE Input Current | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ to 5.5 V | - | $\pm 0.01$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| ENABLE Input Cap. |  | - | 1.0 | - | pF |
| Output Turn-On Delay | $\mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, 50 \% \mathrm{~V}_{\text {ENABLE }}$ to $10 \% \mathrm{~V}_{\text {OUT }}$ | - | 0.5 | - | ms |
| Output Turn-On Rise Time | $\mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, 10 \% \mathrm{~V}_{\text {OUT }}$ to $90 \% \mathrm{~V}_{\text {OUT }}$ | - | 0.6 | - | ms |
| Output Turn-Off Delay | $\mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, 50 \% \mathrm{~V}_{\text {ENABLE }}$ to $90 \% \mathrm{~V}_{\text {OUT }}$ | - | 10 | - | $\mu \mathrm{s}$ |
| Output Turn-Off Fall Time | $\mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, 90 \% \mathrm{~V}_{\text {OUT }}$ to $10 \% \mathrm{~V}_{\text {OUT }}$ | - | 25 | - | $\mu \mathrm{s}$ |
| Error Flag Output Resistance | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}$ | - | 8.0 | - | $\Omega$ |
|  | $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}$ | - | 10 | - | $\Omega$ |
| Error Flag Off Current | $\mathrm{V}_{\mathrm{FLG}}=5 \mathrm{~V}$ | - | 0.01 | - | $\mu \mathrm{A}$ |
| Supply Current | Switch disabled (see note), OUT = open | - | 0.2 | 5.0 | $\mu \mathrm{A}$ |
|  | Switch enabled (see note), OUT = open | - | 100 | 160 | $\mu \mathrm{A}$ |
| UVLO Threshold | Increasing $\mathrm{V}_{\mathrm{IN}}$ | - | 2.35 | - | V |
|  | Decreasing $\mathrm{V}_{\text {IN }}$ | - | 2.2 | - | V |
| Over-Temperature Shutdown Threshold | Increasing $\mathrm{T}_{\mathrm{J}}$ | - | 165 | - | ${ }^{\circ} \mathrm{C}$ |
|  | Decreasing $\mathrm{T}_{J}$ | - | 155 | - | ${ }^{\circ} \mathrm{C}$ |

Note - Disabled is $\leq 0.8 \mathrm{~V}$ and enabled is $\geq 2.4 \mathrm{~V}$ (active high) for the A2525EL/EM. Disabled is $\geq 0.8 \mathrm{~V}_{\text {IN }}$ and enabled is $\leq 0.8 \mathrm{~V}$ (active low) for the A2535EL/EM.

## FUNCTIONAL DESCRIPTION

## Power switch

The power switch is an N -channel MOSFET with a maximum on-state resistance of $140 \mathrm{~m} \Omega\left(\mathrm{~V}_{\text {IN }}=5 \mathrm{~V}\right)$. Configured as a high-side switch, the power switch prevents current flow in either direction if disabled. The drain body diode is disconnected from the source when the switch is OFF allowing the output voltage to exceed the input voltage without causing current conduction. The power switch supplies a minimum of 500 mA per switch.

## Charge pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V . The charge pump is limited to $2.5 \mu \mathrm{~A}$ to establish a controlled turn on time of typically 1 ms .

## Driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage. The rise time is typically 1 ms .

## ENABLE (EN or EN)

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current to less than $5 \mu \mathrm{~A}$ maximum when a logic high is present on EN (A2525) or a logic low is present (A2535). The proper logic level restores bias to the drive and control circuits and turns the power ON. The enable input is a compatible with both TTL and CMOS logic levels.

## Fault Flag (FLG)

This open drain output is asserted (active low) when an overcurrent or over temperature condition is encountered. The output will remain asserted until the overcurrent or over temperature condition is removed.

## Current sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.

## Thermal sense

An internal thermal-sense circuit shuts off the power switch when the junction temperature rises to approximately $165^{\circ} \mathrm{C}$. Hysteresis is built into the thermal sense circuit. After the device has cooled approximately $10^{\circ} \mathrm{C}$, the switch turns back ON. The switch continues to cycle off and on until the fault is removed.

## Undervoltage lockout

A voltage-sense circuit monitors the input voltage. When the input voltage is approximately 2 V , a control signal turns OFF the power switch.

> 2525 AND 2535 USB
> POWER CONTROL SWITCHES

## NO-LOAD SWITCHING PERFORMANCE





2525 and 2535
USB
POWER CONTROL SWITCHES

## CAPACITIVE-LOAD SWITCHING PERFORMANCE





> 2525 AND 2535 USB
> POWER CONTROL SWITCHES

## OUTPUT SHORT-CIRCUIT PERFORMANCE



## Overcurrent

A sense FET is employed for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or between $\mathrm{V}_{\text {IN }}$ has been applied. The device senses the short and immediately switches into a constant-current output.

In the second condition, the short occurs while the device is enabled. At the instant the short occurs, very high currents may flow for a short time before the current-limit circuit can react . After the current-limit circuit has tripped (reached the overcurrent trip threshold) the device switches into constantcurrent mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded. The device is capable of delivering current up to the current-limit threshold without damage. Once the threshold has been reached, the device switches into its constant-current mode.

## Fault Flag (FLG)

The FLG open-drain output is asserted (active low) when an overcurrent or over-temperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause momentary false over-current reporting from the inrush current flowing through the device, charging the downstream capacitor. An RC filter can be connected to the terminal to reduce false overcurrent reporting. Using low-ESR electrolytic capacitors on the output lowers the inrush current flow through the device during hotplug events by providing a low impedance energy source, thereby reducing erroneous overcurrent reporting.

## Power dissipation and junction temperature

The low on-resistance of the n-channel MOSFET allows small surface-mount packages, such as an SOIC, to pass large currents. The thermal resistance of these packages are high
compared to those of power packages; it is good design practice to check power dissipation and junction temperature. The first step is to find $r_{\mathrm{DS}(\text { on })}$ at the input voltage and operating temperature. Next, calculate the power dissipation using:

$$
\mathrm{P}_{\mathrm{D}}=\mathrm{r}_{\mathrm{DS}(\text { on })} \times \mathrm{I}^{2}
$$

Finally, calculate the junction temperature:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{P}_{\mathrm{D}} \times \mathrm{R}_{\theta \mathrm{JA}}+\mathrm{T}_{\mathrm{A}}
$$

## where:

$\mathrm{T}_{\mathrm{A}}=$ ambient temperature ${ }^{\circ} \mathrm{C}$
$\mathrm{R}_{\theta \mathrm{JA}}=$ thermal resistance $\left(\right.$ SOIC $=108^{\circ} \mathrm{C} / \mathrm{W}$, DIP $\left.=60^{\circ} \mathrm{C} / \mathrm{W}\right)$.

## Thermal protection

Thermal protection prevents damage to the IC when heavyoverload or short-circuit faults are present for extended periods of time. The faults force these devices into constant-current mode, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high levels. The protection circuit senses the junction temperature of the switch and shuts it OFF. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately $20^{\circ}$, the switch turns back ON. The switch continues to cycle in this manner until the load fault or input power is removed.

## Undervoltage lock-out (UVLO)

An undervoltage lockout ensures that the power switch is in the OFF state at power up. Whenever the input voltage falls below approximately 2 V , the power switch will be quickly turned OFF. This facilitates the design of hot-insertion systems where it is not possible to turn OFF the power switch before input power is removed. The UVLO will also keep the switch from being turned ON until the power supply has reached at least 2 V , even if the switch is enabled. Upon reinsertion, the power switch will be turned ON, with a controlled rise time to reduce EMI and voltage overshoots.

## Power supply considerations

A $0.1 \mu \mathrm{~F}$ ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output terminals is also desirable when the output load is heavy. The capacitor reduces power supply transients that may cause ringing on the input. Also, bypassing the output with a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ceramic capacitor improves the immunity of the device to short-circuit transients.

> 2525 and 2535
> USB
> POWER CONTROL SWITCHES

TYPICAL APPLICATIONS


Dwg. EP-070A

## USB Host Application



USB Bus-Powered Hub

2525 and 2535
USB
POWER CONTROL SWITCHES

## A2525EL and A2535EL

Dimensions in Inches (for reference only)


Dimensions in Millimeters (controlling dimensions)


NOTES: 1. Lead spacing tolerance is non-cumulative.
2. Exact body and lead configuration at vendor's option within limits shown.

## A2525EM and A2535EM

Dimensions in Inches
(controlling dimensions)


Dimensions in Millimeters (for reference only)


NOTES: 1. Leads $1,4,5$, and 8 may be half leads at vendor's option.
2. Lead thickness is measured at seating plane or below.
3. Lead spacing tolerance is non-cumulative.
4. Exact body and lead configuration at vendor's option within limits shown.

2525 and 2535

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

