
5812-F

BiMOS II 20-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS



The UCN5812AF/EPF combine a 20-bit CMOS shift register, data latches, and control circuitry with high-voltage bipolar source drivers and active DMOS pull-downs for reduced supply current requirements. Although designed primarily for vacuum-fluorescent displays, the high-voltage, high-current outputs also allow them to be used in other peripheral power driver applications. They are improved versions of the original UCN5812A/EP.

The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. With a 5 V supply, they will operate to at least 3.3 MHz. At 12 V, higher speeds are possible. Especially useful for inter-digit blanking, the BLANKING input disables the output source drives and turns on the DMOS sink drivers. Use with TTL may require the use of appropriate pull-up resistors to ensure an input logic high.

A CMOS serial data output enables cascade connections in applications requiring additional drive lines. Similar devices are available as the UCN5810AF/LWF (10 bits), UCN5811A (12 bits), and UCN5818AF/EPF (32 bits).

The output source drivers are high-voltage pnp-npn Darlingtons with a minimum breakdown of 60 V and are capable of sourcing up to 40 mA. The DMOS active pull-downs are capable of sinking up to 15 mA.

The UCN5812AF is supplied in a 28-pin dual in-line plastic package with 0.600" (15.24 mm) row spacing. For surface mounting, the UCN5812EPF is furnished in 28-lead plastic chip carrier (quad pack) with 0.050"(1.22 mm) centers. Copper lead-frames, reduced supply current requirements and lower output saturation voltages, allow continuous operation, with all outputs sourcing 25 mA, of the UCN5812AF over the operating temperature range, and the UCN5812EPF up to +75°C. All devices are also available for operation between -40°C and +85°C. To order, change the prefix from 'UCN' to 'UCQ'.


FEATURES


- High-Speed Source Drivers
- 60 V Source Outputs
- To 3.3 MHz Data Input Rate
- Low Output-Saturation Voltages
- Low-Power CMOS Logic and Latches
- Active DMOS Pull-Downs
- Reduced Supply Current Requirements
- Improved Replacement for TL5812

Always order by complete part number, e.g., UCN5812AF.




UCN5812AF






TYPICAL INPUT CIRCUIT



TYPICAL OUTPUT DRIVER






115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1988, 2000 Allegro MicroSystems, Inc.

ELECTRICAL CHARACTERISTICS at T_A = +25°C, V_{BB} = 60 V (unless otherwise noted).

			Limits	s @ V _{DD}	= 5 V	Limits	@ V _{DD}	= 12 V	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Output Leakage Current	I _{CEX}	$V_{OUT} = 0 V, T_A = +70^{\circ}C$	—	-5.0	-15	-	-5.0	-15	μA
Output Voltage	V _{OUT(1)}	I _{OUT} = -25 mA, V _{BB} = 60 V	58	58.5	_	58	58.5	—	V
	V _{OUT(0)}	I _{OUT} = 1 mA	—	2.0	3.0	_		—	V
		I _{OUT} = 2 mA	—	—	—	—	2.0	3.5	V
Output Pull-Down Current	I _{OUT(0)}	$V_{OUT} = 5 V \text{ to } V_{BB}$	2.0	3.5	_	—	_	_	mA
		$V_{OUT} = 20 V \text{ to } V_{BB}$	—	_	_	8.0	13	_	mA
Input Voltage	V _{IN(1)}		3.5	_	5.3	10.5	_	12.3	V
	V _{IN(0)}		-0.3	—	+0.8	-0.3	—	+0.8	V
Input Current	I _{IN(1)}	$V_{IN} = V_{DD}$	—	0.05	0.5	—	0.1	1.0	μA
	I _{IN(0)}	V _{IN} = 0.8 V	—	-0.05	-0.5	—	-0.1	-1.0	μA
Serial Data	V _{OUT(1)}	I _{OUT} = -200 μA	4.5	4.7	_	11.7	11.8	_	V
	V _{OUT(0)}	I _{OUT} = 200 μA	—	200	250	—	100	200	mV
Maximum Clock Frequency	f _{clk}		3.3*	_	_	—	_	_	MHz
Supply Current	I _{DD(1)}	All Outputs High	—	100	300	-	200	500	μA
	I _{DD(0)}	All Outputs Low	—	100	300	—	200	500	μA
	I _{BB(1)}	Outputs High, No Load	—	1.5	4.0	—	1.5	4.0	mA
	I _{BB(0)}	Outputs Low	—	10	100	_	10	100	μA
Blanking to Output Delay	t _{PHL}	C _L = 30 pF, 50% to 50%	—	2000	_	—	1000	_	ns
	t _{PLH}	C _L = 30 pF, 50% to 50%	—	1000	_	_	850	_	ns
Output Fall Time	t _f	C _L = 30 pF, 90% to 10%	—	1450	_		650	_	ns
Output Rise Time	t _r	C _L = 30 pF, 10% to 90%	—	650	—	—	700	—	ns

Negative current is defined as coming out of (sourcing) the specified device pin.

* Operation at a clock frequency greater than the specified minimum value is possible but not warranteed.



TIMING REQUIREMENTS

 $(T_A = +25^{\circ}C, V_{DD} = 5 V, Logic Levels are V_{DD} and Ground)$

Α.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)
В.	Minimum Data Active Time After Clock Pulse (Data Hold Time) 75 ns
C.	Minimum Data Pulse Width 150 ns
D.	Minimum Clock Pulse Width
Е.	Minimum Time Between Clock Activation and Strobe
F.	Minimum Strobe Pulse Width 100 ns
G.	Typical Time Between Strobe Activation and 500 ns Output Transistion 500 ns
Tin	ning is representative of a 3.3 MHz clock. Higher speeds may be attainable

Timing is representative of a 3.3 MHz clock. Higher speeds may be attainable with increased supply voltage; operation at high temperatures will reduce the specified maximum clock frequency.

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUT-PUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the BLANKING input be high during serial data entry.

When the BLANKING input is high, the output source drivers are disabled (OFF); the DMOS sink drivers are ON, the information stored in the latches is not affected by the BLANKING input. With the BLANKING input low, the outputs are controlled by the state of their respective latches.

Serial		Shi	ft Re	gist	er Co	ontents	Serial		Latch Contents				Output Contents							
Data Input	Clock Input	I ₁	l ₂	I ₃		I _{N-1} I _N	Data Output	Strobe Input	I ₁	l ₂	I ₃	 I _{N-1}	I _N	Blanking	I ₁	I ₂	I ₃		I _{N-1}	I _N
Н	Г	Н	R_1	R_2		$R_{N-2}R_{N-1}$	R _{N-1}													
L	Г	L	R_1	R_2		$R_{N-2}R_{N-1}$	R _{N-1}													
Х	1	R_1	R_2	R_3		$R_{N-1}R_N$	R _N													
		Х	Х	Х		хх	Х	L	R_1	R_2	R_3	 R _{N-1}	R_N							
		P_1	P_2	P_3		$P_{N\text{-}1} \; P_{N}$	P _N	Н	P_1	P_2	P_3	 P _{N-1}	P_N	L	P_1	P_2	P_3		P_{N1}	P_N
									Х	Х	Х	 Х	Х	Н	L	L	L		L	L

TRUTH TABLE

L = Low Logic Level H = High Logic Level


X = Irrelevant

P = Present State R = Previous State



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

UCN5812AF




Dimensions in Inches (controlling dimensions)

NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Lead thickness is measured at seating plane or below.
- 4. Supplied in standard sticks/tubes of 12 devices.

UCN5812EPF



Dimensions in Inches

NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Supplied in standard sticks/tubes of 38 devices or add "TR" to part number for tape and reel.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

POWER INTERFACE DRIVERS

Function	Output I	Ratings*	Part Number [†]						
SERIAL-INPUT LATCHED DRIVERS									
8-Bit (saturated drivers)	-120 mA	50 V‡	5895						
8-Bit	350 mA	50 V	5821						
8-Bit	350 mA	80 V	5822						
8-Bit	350 mA	50 V‡	5841						
8-Bit	350 mA	80 V‡	5842						
8-Bit (constant-current LED driver)	75 mA	17 V	6275						
8-Bit (DMOS drivers)	250 mA	50 V	6595						
8-Bit (DMOS drivers)	350 mA	50 V‡	6A595						
8-Bit (DMOS drivers)	100 mA	50 V	6B595						
10-Bit (active pull-downs)	-25 mA	60 V	5810-F and 6809/10						
12-Bit (active pull-downs)	-25 mA	60 V	5811 and 6811						
16-Bit (constant-current LED driver)	75 mA	17 V	6276						
20-Bit (active pull-downs)	-25 mA	60 V	5812-F and 6812						
32-Bit (active pull-downs)	-25 mA	60 V	5818-F and 6818						
32-Bit	100 mA	30 V	5833						
32-Bit (saturated drivers)	100 mA	40 V	5832						
PARALLEL	-INPUT LATCHED	DRIVERS							
4-Bit	350 mA	50 V‡	5800						
8-Bit	-25 mA	60 V	5815						
8-Bit	350 mA	50 V‡	5801						
8-Bit (DMOS drivers)	100 mA	50 V	6B273						
8-Bit (DMOS drivers)	250 mA	50 V	6273						
SPECIAL-PURPOSE DEVICES									
Unipolar Stepper Motor Translator/Driver	1.25 A	50 V‡	5804						
Addressable 8-Bit Decoder/DMOS Driver	250 mA	50 V	6259						
Addressable 8-Bit Decoder/DMOS Driver	350 mA	50 V‡	6A259						
Addressable 8-Bit Decoder/DMOS Driver	100 mA	50 V	6B259						
Addressable 28-Line Decoder/Driver	450 mA	30 V	6817						

* Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits. Negative current is defined as coming out of (sourcing) the output.

† Complete part number includes additional characters to indicate operating temperature range and package style.

‡ Internal transient-suppression diodes included for inductive-load protection.

