
6A259

ADVANCE INFORMATION

(Subject to change without notice) March 22, 2000



charges.

8-BIT ADDRESSABLE DMOS POWER DRIVER

The A6A259KA and A6A259KLB combine a 3-to-8 line CMOS decoder and accompanying data latches, control circuitry, and DMOS outputs in a multi-functional power driver capable of storing single-line data in the addressable latches or use as a decoder or demuliplexer. Driver applications include relays, solenoids, and other medium-current or high-voltage peripheral power loads.

The CMOS inputs and latches allow direct interfacing with microprocessor-based systems. Use with TTL may require appropriate pullup resistors to ensure an input logic high. Four modes of operation are selectable with the CLEAR and ENABLE inputs.

The addressed DMOS output inverts the DATA input with all unaddressed outputs remaining in their previous states. All of the output drivers are disabled (the DMOS sink drivers turned off) with the CLEAR input low and the ENABLE input high. The A6A259KA/KLB DMOS open-drain outputs are capable of sinking up to 500 mA.

The A6A259KA is furnished in a 20-pin dual in-line plastic package. The A6A259KLB is furnished in a 24-lead wide-body, smalloutline plastic batwing package (SOIC) with gull-wing leads for surfacemount applications. Copper lead frames, reduced supply current requirements, and low on-state resistance allow both devices to sink 150 mA from all outputs continuously, to ambient temperatures over 85°C.


FEATURES

- 50 V Minimum Output Clamp Voltage
- 350 mA Output Current (all outputs simultaneously)
- 1 Ω Typical $r_{DS(on)}$
- Internal Short-Circuit Protection
- Low Power Consumption
- Replacements for TPIC6A259N and TPIC6A259DW

Always order by complete part number:


Part Number	Package	$R_{\theta JA}$	$R_{ heta JC}$	$R_{\theta JT}$
A6A259KA	20-pin DIP	55°C/W	25°C/W	
A6A259KLB	24-lead SOIC	55°C/W	—	6°C/W





LOGIC INPUTS

Dwg. EP-010-15



DMOS POWER DRIVER OUTPUT

FUNCTION TABLE

CLEAR	Inputs ENABLE	DATA	Addressed OUTPUT	Other OUTPUTs	Function
Н	L	Н	L	R	Addressable
н	L	L	н	R	Latch
Н	Н	Х	R	R	Memory
L	L	Н	L	Н	8-Line
L	L	L	н	Н	Demultiplexer
L	Н	Х	Н	Н	Clear

L = Low Logic Level H = High Logic Level X = Irrelevant R = Previous State




115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 2000, Allegro MicroSystems, Inc.

LATCH SELECTION TABLE

Sele	Addressed		
S ₂ (MSB)	S_1	S₀ (LSB)	OUTPUT
L	L	L	0
L	L	Н	1
L	Н	L	2
L	Н	Н	3
н	L	L	4
н	L	Н	5
н	Н	L	6
Н	Н	Н	7

A6A259KLB (SOIC)



FUNCTIONAL BLOCK DIAGRAM

Power grounds must be connected externally to a single point.

RECOMMENDED OPERATING CONDITIONS

over operating temperature range

Logic Supply Voltage Range, V _{DD}	4.5 V to 5.5 V
High-Level Input Voltage, VIH	≥ 0.85V _{DD}
Low-level input voltage, V _{IL}	≤0.15V _{DD}

ELECTRICAL CHARACTERISTICS at T_A = +25°C, V_{DD} = 5 V, t_{ir} = t_{if} \leq 10 ns (unless otherwise specified).

				Limits			
Characteristic Sym		Test Conditions	Min.	Тур.	Max.	Units	
Logic Supply Voltage	V _{DD}	Operating	4.5	5.0	5.5	V	
Output Breakdown Voltage	V _{(BR)DSX}	I _O = 1 mA	50			V	
Off-State Output	I _{DSX}	V _O = 40 V	_	0.1	1.0	μΑ	
Current		V _O = 40 V, T _A = 125°C	—	0.2	5.0	μΑ	
Static Drain-Source	r _{DS(on)}	I _O = 350 mA	_	1.0	1.5	Ω	
On-State Resistance		I _O = 350 mA, T _A = 125°C	—	1.7	2.5	Ω	
Source-to-Drain Diode Voltage	V _{SD}	I _F = 350 mA		1.0		V	
Nominal Output Current	I _{O(nom)}	V _{DS(on)} = 0.5 V, T _A = 85°C		350		mA	
Output Current	I _{O(chop)}	I_O at which chopping starts, $T_C = 25^{\circ}C$	0.6	0.8	1.1	A	
Logic Input Current	I _{IH}	V _I = V _{DD} = 5.5 V	_	_	1.0	μA	
	IIL	V _I = 0, V _{DD} = 5.5 V	—	—	-1.0	μA	
Prop. Delay Time	t _{PLH}	I _O = 350 mA, C _L = 30 pF	—	100	_	ns	
	t _{PHL}	I _O = 350 mA, C _L = 30 pF	—	60	_	ns	
Output Rise Time	t _r	I _O = 350 mA, C _L = 30 pF	_	55	_	ns	
Output Fall Time	t _f	I _O = 350 mA, C _L = 30 pF —		40	_	ns	
Supply Current	I _{DD(off)}	V _{DD} = 5.5 V, Outputs OFF	—	15	100	μΑ	
	I _{DD(on)}	V _{DD} = 5.5 V, Outputs ON	—	150	300	μA	


Typical Data is at $V_{DD} = 5$ V and is for design information only.

NOTE — Pulse test, duration $\leq 100 \ \mu$ s, duty cycle $\leq 2\%$.




115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

FUNCTIONAL DESCRIPTION and INPUT REQUIREMENTS







DATA INPUT REQUIREMENTS

Data Active Time Before Enable (Data Set-Up Time), t _{su(D)}	20 ns
Data Active Time After Enable	
(Data Hold Time), t _{h(D)}	20 ns
Data Pulse Width, t _{w(D)}	
Input Logic High, $V_{IH} = 0$.	
Input Logic Low, V_{IL} \leq 0.	15V _{DD}

Four modes of operation are selectable by controlling the CLEAR and ENABLE inputs as shown above.

In the addressable-latch mode, data at the DATA input is written into the addressed transparent latch. The addressed output inverts the data input with all other outputs remaining in their previous states.


In the memory mode, all outputs remain in their previous states and are unaffected by the DATA or address (S_n) inputs. To prevent entering erroneus data in the latches, ENABLE should be held HIGH while the address lines are changing.

In the demultiplexing/decoding mode, the addressed output inverts the data input and all other outputs are OFF.

In the clear mode, all outputs are OFF and are unaffected by the DATA or address (S_N) inputs.


Given the appropriate inputs, when DATA is LOW for a given address, the output is OFF; when DATA is HIGH, the output is ON and can sink current.

LOGIC SYMBOL



Dwg. FP-046-2

TEST CIRCUITS



 $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{AV}/2$


Single-Pulse Avalanche Energy Test Circuit and Waveforms



A6A259KA (DIP) Terminal No.	A6A259KLB (SOIC) Terminal No.	Terminal Name	Function
1	1	OUT ₂	Current-sinking, open-drain DMOS output, address 010.
2	2	OUT ₃	Current-sinking, open-drain DMOS output, address 011.
3	3	S_1	Binary-coded output-select input.
4	4	LOGIC GROUND	Reference terminal for input voltage measurements.
5	5, 6	POWER GROUND	Reference terminal for output voltage measurements (OUT_{0-3}) .
6	7, 8	POWER GROUND	Reference terminal for output voltage measurements (OUT ₄₋₇).
7	9	S_2	Binary-coded output-select input, most-significant bit.
8	10	ENABLE	Mode control input; see Function Table.
9	11	OUT ₄	Current-sinking, open-drain DMOS output, address 100.
10	12	OUT ₅	Current-sinking, open-drain DMOS output, address 101.
11	13	OUT ₆	Current-sinking, open-drain DMOS output, address 110.
12	14	OUT ₇	Current-sinking, open-drain DMOS output, address 111.
13	15	DATA CMOS data input to the addressed output latch. enabled, the addressed output inverts the data input (DATA = HIGH, OUTPUT = LOW).	
14	16	CLEAR	Mode control input; see Function Table.
15	17, 18	POWER GROUND Reference terminal for output voltage measurem $(OUT_{4.7})$.	
16	19, 20	POWER GROUND	Reference terminal for output voltage measurements (OUT_{0-3}) .
17	21	LOGIC SUPPLY	(V _{DD}) The logic supply voltage (typically 5 V).
18	22	S_0	Binary-coded output-select input, least-significant bit.
19	23	OUT ₀	Current-sinking, open-drain DMOS output, address 000.
20	24	OUT ₁	Current-sinking, open-drain DMOS output, address 001.

TERMINAL DESCRIPTIONS

NOTE —Power grounds must be connected together externally.




A6A259KA Dimensions in Inches (controlling dimensions)

NOTES:1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Lead thickness is measured at seating plane or below.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000



NOTES:1. Webbed lead frame. Leads 6, 7, 18, and 19 are internally one piece.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Exact body and lead configuration at vendor's option within limits shown.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000