


ADDRESSABLE 28-LINE DECODER/DRIVER



Dwg. PP-050

ABSOLUTE MAXIMUM RATINGS at $T_A = 25^\circ\text{C}$

Output Voltage, V_{CE}	30 V
Logic Supply Voltage, V_{DD}	7.0 V
Input Voltage Range, V_{IN}	-0.3 V to $V_{DD} + 0.3$ V
Output Current, I_C	600 mA
Package Power Dissipation, P_D	2.70 W*
Operating Temperature Range, T_A	-20°C to +85°C
Storage Temperature Range, T_S	-55°C to +150°C

*Derate at rate of 22 mW/°C above $T_A = 25^\circ\text{C}$.

Caution: These CMOS devices have input static protection (Class 2) but are still susceptible to damage when exposed to extremely high static electrical charges.

Intended for use in ink-jet printer applications, the A6817SEP addressable 28-line decoder/driver combines low-power CMOS inputs and logic with 28 high-current, high-voltage bipolar outputs. A 4-to-14 line decoder determines the selected output driver (n) in each 14-driver bank. Two independent output-enable inputs (active low) then provide the final decoding to activate 1- or 2-of-28 outputs (OUT_{An} and/or OUT_{Bn}). Special internal circuitry is programmed at the time of manufacture to adjust the output pulse timing and thereby the energy the device delivers to the ink-jet print head. The DABiC-IV A6817SEP directly replaces the original BiMOS-II A5817SEP in most applications.

The CMOS inputs cause minimal loading and are compatible with standard CMOS, PMOS, and NMOS logic. Use with TTL or DTL circuits may require appropriate pull-up resistors to ensure an input logic high. The internal CMOS logic operates from a 5 V supply. A CHIP ENABLE function is provided to lock out the drivers during system power up. The 28 bipolar power outputs are open-collector 30 V Darlington drivers capable of sinking 500 mA at ambient temperatures up to 85°C.

The A6817SEP is furnished in a 44-lead plastic chip carrier (quad pack) for minimum-area, surface-mount applications.


FEATURES

- Controlled Characteristics for Ink-Jet Printers
- Addressable Data Entry
- 30 V Minimum $V_{(BR)CEX}$
- CMOS, PMOS, NMOS Compatible Inputs
- Low-Power CMOS Logic

Always order by complete part number: **A6817SEP** .


6817 ADDRESSABLE 28-LINE DECODER/DRIVER

FUNCTIONAL BLOCK DIAGRAM




Dwg. FP-032

TYPICAL INPUT CIRCUIT



Dwg. EP-010-1

TYPICAL OUTPUT DRIVER



Dwg. EP-021-7

6817


ADDRESSABLE 28-LINE DECODER/DRIVER

ELECTRICAL CHARACTERISTICS at $T_A = +25^\circ\text{C}$, $V_{DD} = 5.0\text{ V}$.


Characteristic	Symbol	Test Conditions	Limits			
			Min	Typ	Max	Units
Output Drivers						
Output Leakage Current	I_{CEX}	$V_{CE} = 30\text{ V}$	—	<1.0	100	μA
Output Saturation Voltage	$V_{CE(SAT)}$	$I_{OUT} = 450\text{ mA}$	0.80	1.10	1.40	V
		$I_{OUT} = 400\text{ mA}$	0.75	1.05	1.35	V
Output Breakdown Voltage	$V_{(BR)CEX}$	$R_L = 56\ \Omega$	30	—	—	V
Unclamped Inductive Load Current	—	$V_{CC} = 30\text{ V}$, $L = 3\ \mu\text{H}$, $R_L = 56\ \Omega$, $I_L = 500\text{ mA}$, Test Fig.	See Note			—
Turn-On Time	t_{PHL}	$V_{CC} = 21\text{ V}$, $R_L = 39\ \Omega$	25	100	425	ns
Fall Time	t_f	$V_{CC} = 21\text{ V}$, $R_L = 39\ \Omega$	—	20	—	ns
Turn-Off Time	t_{PLH}	$V_{CC} = 21\text{ V}$, $R_L = 39\ \Omega$	50	125	350	ns
Rise Time	t_r	$V_{CC} = 21\text{ V}$, $R_L = 39\ \Omega$	—	50	—	ns
Control Logic						
Logic Input Voltage	$V_{IN(1)}$		3.5	—	—	V
	$V_{IN(0)}$		—	—	0.8	V
Logic Input Current	$I_{IN(1)}$	$V_{IN} = 5.0\text{ V}$	—	<1.0	100	μA
	$I_{IN(0)}$	$V_{IN} = 0\text{ V}$	—	<-1.0	-100	μA
Input Resistance	R_{IN}		50	—	—	$\text{k}\Omega$
Supply Current	$I_{DD(ON)}$	Two Outputs ON	—	6.0	10.0	mA
	$I_{DD(OFF)}$	All Drivers OFF, All Inputs = 0 V, $OE_A = OE_B = V_{DD}$	—	—	600	μA

Note: Device will turn off and meet all specifications after test.

6817
ADDRESSABLE
28-LINE
DECODER/DRIVER



UNCLAMPED INDUCTIVE LOAD CURRENT TEST FIGURE



Dwg. WP-017

TIMING CONDITIONS
 (Logic Levels are V_{DD} and Ground)

- A. Minimum Data Active Time Before Output Enable (Data Set-Up Time) 150 ns
- B. Minimum Data Hold Time After Output Enable (Data Hold Time) 250 ns

6817 ADDRESSABLE 28-LINE DECODER/DRIVER

APPLICATIONS INFORMATION

This device is intended specifically for, although certainly not limited to, driving ink-jet print heads. In this application, a certain minimum energy (a function of load voltage and output pulse duration) is required for proper operation, while excessive energy will degrade the life of the print head. The output pulse duration (t_{OUT}) is equal to $t_{ENABLE} + t_{PLH} - t_{PHL}$, where t_{PHL} is adjusted during manufacture to compensate for variations in the output saturation voltage ($V_{CE(SAT)}$).

For the A6817SEP, the relationship between t_{OUT} and t_{ENABLE} at $T_A = 25^\circ\text{C}$ is:

$$t_{OUT} = t_{ENABLE} \left(\frac{V_{CE(SAT)}(\text{actual}) - V_{CE(SAT)}(\text{typical})}{\times 330 \text{ ns}} \right) + 25 \text{ ns} + 110 \text{ ns}.$$

For most applications, this will result in a driver-contribution-to-energy-error of less than $\pm 4\%$.

A logic low on the CHIP ENABLE input will prevent the drivers from turning ON, regardless of the state of other inputs or the logic supply voltage. The CHIP ENABLE input has a slow response time and should not be used as a high-speed control line. For proper operation, all ground terminals should be connected to a common ground on the printed wiring board. The IC (Internal Connection) terminals are used to program the turn-on time of the device and **MUST** be left electrically unconnected (floating) for proper operation.

DECODER TRUTH TABLE

IN _D (MSB)	IN _C	IN _B	IN _A (LSB)	N
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	ALL OFF
1	1	1	1	ALL OFF

Depending on the four address inputs, the 4-to-14 line decoder selects one driver from each of the 14 output A and B banks of sink drivers according to the Decoder Truth Table. The state of the selected outputs is determined by the OUTPUT ENABLE inputs as shown in the Enable Truth Table.


ENABLE TRUTH TABLE

CHIP ENABLE	OUTPUT ENABLE _A	OUTPUT ENABLE _B	OUTPUTS (OFF unless otherwise specified. For the value of N see the Decoder Truth Table)
0	X	X	ALL OFF
1	1	1	ALL OFF
1	0	1	OUT _{AN} ON
1	1	0	OUT _{BN} ON
1	0	0	OUT _{AN} ON, OUT _{BN} ON

X = Irrelevant


6817 ADDRESSABLE 28-LINE DECODER/DRIVER

Dimensions in Inches (for reference only)



Dwg. MA-005-44A in

Dimensions in Millimeters (controlling dimensions)



Dwg. MA-005-44A mm

- NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
2. Lead spacing tolerance is non-cumulative.



115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000

6817
ADDRESSABLE
28-LINE
DECODER/DRIVER

This page intentionally left blank

6817
ADDRESSABLE
28-LINE
DECODER/DRIVER

BiMOS II (Series 5800) & DABiC IV (Series 6800)
INTELLIGENT POWER INTERFACE DRIVERS
SELECTION GUIDE

Function	Output Ratings *		Part Number †
SERIAL-INPUT LATCHED DRIVERS			
8-Bit (saturated drivers)	-120 mA	50 V‡	5895
8-Bit	350 mA	50 V	5821
8-Bit	350 mA	80 V	5822
8-Bit	350 mA	50 V‡	5841
8-Bit	350 mA	80 V‡	5842
9-Bit	1.6 A	50 V	5829
10-Bit (active pull-downs)	-25 mA	60 V	5810-F and 6809/10
12-Bit (active pull-downs)	-25 mA	60 V	5811 and 6811
20-Bit (active pull-downs)	-25 mA	60 V	5812-F and 6812
32-Bit (active pull-downs)	-25 mA	60 V	5818-F and 6818
32-Bit	100 mA	30 V	5833
32-Bit (saturated drivers)	100 mA	40 V	5832
PARALLEL-INPUT LATCHED DRIVERS			
4-Bit	350 mA	50 V‡	5800
8-Bit	-25 mA	60 V	5815
8-Bit	350 mA	50 V‡	5801
SPECIAL-PURPOSE FUNCTIONS			
Unipolar Stepper Motor Translator/Driver	1.25 A	50 V‡	5804
Addressable 28-Line Decoder/Driver	450 mA	30 V	6817

* Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits. Negative current is defined as coming out of (sourcing) the output.

† Complete part number includes additional characters to indicate operating temperature range and package style.

‡ Internal transient-suppression diodes included for inductive-load protection.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

