


FEATURES	FUNCTIONAL BLOCK DIAGRAM
<ul style="list-style-type: none"> <li>■ Monolithic BS tuner IC</li> <li>■ On Chip Oscillator</li> <li>■ 6 dB Noise Figure</li> <li>■ 11 dB Conversion Gain</li> <li>■ Single + 5V Supply</li> <li>■ Small Size</li> <li>■ Low Cost</li> <li>■ High Reliability</li> <li>■ Surface Mount Package</li> </ul>	

The ANADIGICS DBS (Direct Broadcast Satellite) Tuner IC is intended for use in high volume, low cost manufacturing of compact DBS tuners for satellite receivers and integrated satellite ready TV/VTR receivers.

The ADC20013 Tuner IC provides DBS tuner manufacturers the ability to produce, in high volumes, tuners with low component count, minimal tuning, small size, high reliability and exceptional price-performance ratios.

The ADC20013 offers a high degree of functionality in a very small and user friendly configuration.

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	MIN.	MAX.	UNITS
$V_{DD}/V_{IF}$	0	+7	V
$V_{LO}$	- 5	+5	V
$V_{RF}$	- 10	+5	V
$V_{OSC}$	- 5	+ 5	V
Case Temperature	- 55	+ 85	°C
Storage Temperature	- 55	+ 100	°C
Input Power RF		+ 10	dBm
Input Power LO		+ 17	dBm

**ELECTRICAL SPECIFICATIONS**(Packaged unit,  $T_A = 25\text{ }^\circ\text{C}$ ,  $V_{DD} = +5\text{V}$ )


<b>PARAMETER</b>	<b>MIN.</b>	<b>TYP.</b>	<b>MAX.</b>	<b>UNITS</b>
Frequency RF LO <sup>1</sup> IF	950 1430	480	2050 2530	MHz MHz MHz
Conversion Gain <sup>6</sup>	6	11		dB
SSB Noise Figure <sup>6</sup>		6.5	11	dB
Third Order IMD <sup>4</sup> (-20 dBm Tones, 5 MHz Apart)		- 40	-35	dBc
Second Order IMD (-20 dBm Input Level)		- 25	- 20	dBc
LO Leakage <sup>1,2</sup> RF Port IF Port		- 30 0	- 25 3	dBm dBm
LO Output Level for PLL <sup>3</sup>	-8	- 4		dBm
Tuning Voltage <sup>1</sup> (V <sub>T</sub> )	1		20	Volts
VCO Phase Noise <sup>5</sup> 10 kHz Offset 100 kHz Offset		- 70 - 100	- 65 - 95	dBc/Hz dBc/Hz
Input Impedance <sup>7</sup>				
Output Impedance <sup>7</sup>				
Power Supply Current (+ 5V)		60	85	mA

**NOTES**

1. Measured in ANADIGICS test fixture with Toshiba 1SV186 off-chip-varactor.
2. Includes external coupling through test fixture.
3. Oscillator output for external PLL. (Pin 14)
4. Measured at 1450 & 1750 MHz.
5. Measured using PLL (LBW =1KHz, Reference = 1.25 MHz, Step Size = 10 MHz).
6. Measured in ANADIGICS test set-up.
7. See Smith charts.

### INPUT IMPEDANCE DATA (RF)

1. IMPEDANCE REFERENCE AT PIN 6
2. VCO ON  $V_t = 3.20$  VOLTS
3.  $V_{dd} = +5$  VOLTS
4. USE EXTERNAL BIAS TEE FOR IF




1	0.950 GHz	8.40 $\Omega$	- 61.53 j $\Omega$
2	1.250 GHz	8.12 $\Omega$	- 34.53 j $\Omega$
3	1.550 GHz	10.13 $\Omega$	- 19.90 j $\Omega$
4	1.750 GHz	12.75 $\Omega$	- 8.70 j $\Omega$
5	1.900 GHz	15.23 $\Omega$	- 3.03 j $\Omega$
6	2.050 GHz	16.33 $\Omega$	- 0.27 j $\Omega$

MEASURED IN 50  $\Omega$  SYSTEM

### OUTPUT IMPEDANCE DATA (IF)

1. IMPEDANCE REFERENCE AT PIN 2
2. VCO ON  $V_t = 3.20$  VOLTS
3.  $V_{dd} = +5$  VOLTS
4. USE EXTERNAL BIAS TEE FOR IF




1	0.40 GHz	26.8 $\Omega$	- 82.8 j $\Omega$
2	0.48 GHz	22.2 $\Omega$	- 70.0 j $\Omega$
3	0.50 GHz	21.4 $\Omega$	- 67.5 j $\Omega$
4	0.60 GHz	18.1 $\Omega$	- 56.2 j $\Omega$
5	0.70 GHz	15.9 $\Omega$	- 48.7 j $\Omega$
6	0.80 GHz	14 $\Omega$	- 41.2 j $\Omega$

MEASURED IN 50  $\Omega$  SYSTEM

### LO IMPEDANCE DATA

1. IMPEDANCE REFERENCE AT PIN 11
2. Vdd = + 5 VOLTS



- |   |            |                     |
|---|------------|---------------------|
| 1 | 500.0 MHz  | - 60.83 $\Omega$    |
|   |            | - 169.80 j $\Omega$ |
| 2 | 1000.0 MHz | -15.15 $\Omega$     |
|   |            | -54.41 j $\Omega$   |
| 3 | 1430.0 MHz | - 5.71 $\Omega$     |
|   |            | - 24.62 j $\Omega$  |
| 4 | 1700.0 MHz | - 2.80 $\Omega$     |
|   |            | - 12.02 j $\Omega$  |
| 5 | 1922.0 MHz | - 2.83 $\Omega$     |
|   |            | - 4.25 j $\Omega$   |
| 6 | 2768.0 MHz | 0.54 $\Omega$       |
|   |            | -11.31 j $\Omega$   |

MEASURED IN 50  $\Omega$  SYSTEM

### MTF vs Tcase (ADC Series)

