

High Power Step-Down Synchronous DC/DC Controller

Features

- Operates from +5V Input
- 0.8V Internal Reference Voltage
 ±1.5% Accuracy Over Line, Load and Temp.
- 0.8V to V_{cc} Output Range
- Full Duty Cycle Range
 - 0% to 100%
- Internal Loop Compensation
- Internal Soft Start
 - Typical 2ms
- Programmable Over-Current Protection
 - Lossless Sensing Using MOSFET $R_{_{DS(ON)}}$
- Under-Voltage Protection
- Drives External N-Channel MOSFETs
- Shutdown Control
- Small SOP-8 Package

Applications


- Motherboard
- Graphics Cards
- Cable or DSL Modems, Set Top Boxes
- DSP Supplies
- Memory Supplies
- 5V Input DC-DC Regulators
- Distributed Power Supplies

General Description

The APW7057 is a 300kHz constant frequency voltage mode synchronous switching controller that drives external N-channel MOSFETs. When the input supply drops close to output, the upper MOSFET remains on, achieving 100% duty cycle. Internal loop compensation is optimized for fast transient response, eliminating external compensation network. The precision 0.8V reference makes this part suitable for a wide variety of low voltage applications. Soft start is internally set to 2ms, limiting the input in-rush current and preventing the output from overshoot during powering up. The APW7057 has over current and short circuit protections. Over current protection is achieved by monitoring the voltage drop across the high side MOSFET, eliminating the need for a current sensing resistor and short circuit condition is detected through the FB pin. If either fault conditions occur, the APW7057 would initiate the soft start cycle. After three cycles and if the fault condition persists, the controller will be shut down. To restart the controller, either recycle the V_{cc} supply or momentarily pull the OSCSET pin below 1.25V.

The APW7057 can be shutdown by pulling the OCSET pin below 1.25V. In shutdown, both gate drive signals will be low. The controller is available in a small SOP-8 package.

Pinouts




SOP-8 (Top View)


ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.



Ordering and Marking Information




Block Diagram





Typical Application



Q1: APM2014N UC	C2: 1000uF/10V, ESR = 25mΩ
Q2: APM2014N UC	C5: 1000uF/6.3V, ESR = 25mΩ
Q3: APM2300A AC	

Figure 2.

Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
Vcc	VCC Supply Voltage (VCC to GND)	-0.3 ~ 7	V
Vвоот	BOOT Supply Voltage (BOOT to GND)	-0.3 ~ 15	V
	PHASE, OCSET to GND Input Voltage	-0.3 ~ 12	V
	FB to GND Input Voltage	-0.3 ~ Vcc+0.3	V
	Maximum Junction Temperature	125	°C
Tstg	Tstg Storage Temperature		°C
TSDR	Maximum Soldering Temperature, 10 Seconds	300	°C
Vesd	Minimum ESD Rating	±2	kV

Thermal Characteristics

Symbol	Parameter	Value	Unit
θја	Junction-to-Ambient Resistance in free air (SOP-8)	160	°C/W

Recommended Operating Conditions

Symbol	Parameter	Range	Unit
Vcc	VCC Supply Voltage	5 ± 5%	V
Vout	Output Voltage of the Switching Regulator (Note)	0.8 ~ Vcc	V
Vin	Input Voltage of the Switching Regulator (Note)	3.3 ~ Vcc	V
TA	Ambient Temperature	0 ~ 70	°C
TJ	Junction Temperature	0 ~ 125	°C

Note : Refer to the typical application circuit

Electrical Characteristics

Unless otherwise specified, these specifications apply over V_{CC}=5V, V_{BOOT}=12V and T_A= 0~70 °C. Typical values are at T_A=25°C.

Symbol	Deremeter	Test Canditiana	A	PW705	57	Unit
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
SUPPLY (CURRENT		•			
lvcc	VCC Nominal Supply Current	UGATE and LGATE Open		2.1		mA
воот	BOOT Nominal Supply Current	UGATE Open		2.1		mA
Under Vo	Itage Lockout(UVLO)		•			
	Rising VCC Threshold		4.0	4.2	4.4	V
	Falling VCC Threshold		3.8	4.0	4.2	V
OSCILLA	FOR		·			
Fosc	Free Running Frequency		250	300	340	kHz
	Ramp Upper Threshold			2.85		V
	Ramp Lower Threshold			0.95		V
ΔV osc	Ramp Amplitude			1.9		V_{P-P}
REFEREN	CE VOLTAGE		I			
V_{REF}	Reference Voltage			0.8		V
	Reference Voltage Accuracy		-1.5		+1.5	%
ERROR A	MPLIFIER		•			
	DC Gain			75		dB
FΡ	First Pole Frequency			10		Hz
Fz	First Zero Frequency			1		kHz
	UGATE Duty Range		0		100	%
	FB Input Current				0.1	μA



Electrical Characteristics (Cont.)

Unless otherwise specified, these specifications apply over V_{CC}=5V, V_{BOOT}=12V and T_A= 0~70 °C. Typical values are at T_A=25°C.

Cumhal	Deveryoter	Test Canditions	A	APW7057			
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
PWM CO	NTROLLER GATE DRIVER	S					
	UGATE Source	Vuagte=1V		0.6		Α	
	UGATE Sink	Vugate =1 V		7.3		Ω	
	LGATE Source	Vlgate=1V		0.6		А	
	LGATE Sink	Vlgate=1V		1.8		Ω	
ΤD	Dead Time			50		nS	
PROTECT	ΓΙΟΝ						
IOCSET	OCSET Sink Current	Vocset=4.5V	34	40	46	μΑ	
UVFB	FB Under-Voltage Level	FB falling		0.5		V	
	FB Under-Voltage Hysteresis			15		mV	
SOFT-ST	ART AND SHUTDOWN						
Tss	Soft-Start Interval			2		mS	
	Shutdown Threshold	Vocset Falling		1.25		V	
	OCSET Shutdown Hysteresis			20		mV	

Functional Pin Description

BOOT (Pin 1)

This pin provides the supply voltage to the high side MOSFET driver. A voltage no greater than 13V can be connected to this pin as a supply to the driver. For driving logic level N-channel MOSEFT, a bootstrap circuit can be use to create a suitable driver's supply.

UGATE (Pin 2)

This pin provides gate drive for the high-side MOSFET.

GND (Pin 3)

Signal and power ground for the IC. All voltage levels are measured with respect to this pin. Tie this pin to the ground plane through the lowest impedance connection available.

LGATE (Pin 4)

This pin provides the gate drive signal for the low side MOSFET.

VCC (Pin 5)

This is the main bias supply for the controller and its low side MOSFET driver. Must be closely decoupled to GND (Pin 3). **DO NOT** apply a voltage greater than 5.5V to this pin.

FB (Pin 6)

This pin is the inverting input of the error amplifier and it receives the feedback voltage from an exter-



Functional Pin Description

nal resistive divider across the output (V_{out}). The output voltage is determined by:

$$V_{OUT} = 0.8V(1 + \frac{R_{OUT}}{R_{GND}})$$

where R_{OUT} is the resistor connected between V_{OUT} and FB while R_{GND} is the resistor connected from FB to GND.

OCSET (Pin 7)

This pin serves two functions: as a shutdown control and for setting the over current limit threshold. Pulling this pin below 1.25V shuts the controller down, forcing the UGATE and LGATE signals to be at 0V. A soft start cycle will be initiated upon the release of this pin.


A resistor (R_{ocset}) connected between this pin and the drain of the high side MOSFET will determine the over current limit. An internally generated 40uA current source will flow through this resistor, creating a voltage drop. This voltage will be compared with the voltage across the high side MOSFET. The threshold of the over current limit is therefore given by:

$$IOI = \frac{40uA \ x \ R_{OCSET}}{R_{DS(ON)}}$$

An over current condition will cycle the soft start function. After three consecutive cycles and if the fault condition persists, the controller will be shut down. To restart the controller, either recycle the V_{cc} supply or momentarily pull the OSCSET pin below 1.25V.


PHASE (Pin 8)

This pin is connected to the source of the high-side MOSFET and is used to monitor the voltage drop across the high-side MOSFET for over-current protection.



Typical Characteristics


Reference Voltage vs. Junction Temperature



Switching Frequency vs. Junction Temperature




Typical Characteristics (Cont.)



Operating Waveforms (Refer to the typical application circuit)

1. Load Transient Response : Iout = 0A -> 10A -> 0A


- lout slew rate = \pm 10A/ μ S






Operating Waveforms (Refer to the typical application circuit)


2. UGATE and LGATE




3. Powering ON / OFF



4. Short-Circuit Protection





Powering OFF

Under-Voltage (UVP) and Over-Current Protection (OCP)

Ch1 : Vout, 1V/Div, DC Ax1 : Iout, 10A/Div Time : 1mS/Div BW = 20MHz



Application Information

Component Selection Guidelines

Output Capacitor Selection

The selection of C_{OUT} is determined by the required effective series resistance (ESR) and voltage rating rather than the actual capacitance requirement. Therefore select high performance low ESR capacitors that are intended for switching regulator applications. In some applications, multiple capacitors have to be paralled to achieve the desired ESR value. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

Input Capacitor Selection

The input capacitor is chosen based on the voltage rating and the RMS current rating. For reliable operation, select the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage. The maximum RMS current rating requirement is approximately $I_{OUT}/2$, where I_{OUT} is the load current. During power up, the input capacitors have to handle large amount of surge current. If tantalum capacitors are used, make sure they are surge tested by the manufactures. If in doubt, consult the capacitors manufacturer.

For high frequency decoupling, a ceramic capacitor between 0.1uF to 1uF can be connected between $V_{\rm cc}$ and ground pin.

Inductor Selection

The inductance of the inductor is determined by the output voltage requirement. The larger the inductance, the lower the inductor's current ripple. This will translate into lower output ripple voltage. The ripple current and ripple voltage can be approximated by:

$$I_{\text{RIPPLE}} = \frac{V_{\text{IN}} - V_{\text{OUT}}}{\text{Fs x L}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}}$$

 $\Delta V_{OUT} = I_{RIPPLE} \times ESR$

where Fs is the switching frequency of the regulator.

There is a tradeoff exists between the inductor's ripple current and the regulator load transient response time A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current and vice versa. The maximum ripple current occurs at the maximum input voltage. A good starting point is to choose the ripple current to be approximately 30% of the maximum output current.

Once the inductance value has been chosen, select an inductor that is capable of carrying the required peak current without going into saturation. In some type of inductors, especially core that is make of ferrite, the ripple current will increase abruptly when it saturates. This will result in a larger output ripple voltage.

MOSFET Selection

The selection of the N-channel power MOSFETs are determined by the $R_{DS(ON)}$, reverse transfer capacitance (C_{RSS}) and maximum output current requirement. The losses in the MOSFETs have two components: conduction loss and transition loss. For the upper and lower MOSFET, the losses are approximately given by the following :

$$P_{UPPER} = I_{out}^{2} (1 + TC) (R_{DS(ON)}) D + (0.5) (I_{out}) (V_{IN}) (t_{sw}) F_{S}$$
$$P_{LOWER} = I_{out}^{2} (1 + TC) (R_{DS(ON)}) (1 - D)$$

where \mathbf{I}_{out} is the load current

TC is the temperature dependency of $R_{DS(ON)}$ F_s is the switching frequency t_{sw} is the switching interval

D is the duty cycle



Application Information

Note that both MOSFETs have conduction losses while the upper MOSFET include an additional transition loss. The switching internal, t_{sw} , is a function of the reverse transfer capacitance C_{RSS} . Figure 3 illustrates the switching waveform internal of the MOSFET.

The (1+TC) term is to factor in the temperature dependency of the $R_{DS(ON)}$ and can be extracted from the " $R_{DS(ON)}$ vs Temperature" curve of the power MOSFET.

Layout Considerations

In high power switching regulator, a correct layout is important to ensure proper operation of the regulator. In general, interconnecting impedances should be minimized by using short, wide printed circuit traces. Signal and power grounds are to be kept separate and finally combined using ground plane construction or single point grounding. Figure 4 illustrates the layout, with bold lines indicating high current paths. Components along the bold lines should be placed close together. Below is a checklist for your layout:

- Keep the switching nodes (UGATE, LGATE and PHASE) away from sensitive small signal nodes since these nodes are fast moving signals. There fore keep traces to these nodes as short as possible.
- Decoupling capacitor C_{IN} provides the bulk capaci tance and needs to be placed close to the IC since it will provide the MOSFET drivers transient current requirement.
- The ground return of C_{IN} must return to the combine C_{OUT} (-) terminal.
- Capacitor C_{BOOT} should be connected as close to the BOOT and PHASE pins as possible.




Figure 3. Switching waveform across MOSFET





Figure 4. Recommended Layout Diagram



Packaging Information

SOP-8 pin (Reference JEDEC Registration MS-012)



Dim	Millim	neters	Incl	nes
Dim	Min.	Max.	Min.	Max.
A	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
D	4.80	5.00	0.189	0.197
E	3.80	4.00	0.150	0.157
Н	5.80	6.20	0.228	0.244
L	0.40	1.27	0.016	0.050
e1	0.33	0.51	0.013	0.020
e2	1.27BSC		0.50BSC	
φ 1	8°		8	0




Physical Specifications

Terminal Material	Solder-Plated Copper (Solder Material : 90/10 or 63/37 SnPb
Lead Solderability	Meets EIA Specification RSI86-91, ANSI/J-STD-002 Category 3.
Packaging	2500 devices per reel

Reflow Condition (IR/Convection or VPR Reflow)

Reference JEDEC Standard J-STD-020A APRIL 1999



Time

Classification Reflow Profiles

	Convection or IR/ Convection	VPR
Average ramp-up rate(183 °C to Peak)	3°C/second max.	10 °C /second max.
Preheat temperature 125 ± 25 °C)	120 seconds max.	
Temperature maintained above 183 °C	60 ~ 150 seconds	
Time within 5 $^{\circ}$ C of actual peak temperature	10 ~ 20 seconds	60 seconds
Peak temperature range	220 +5/-0 °C or 235 +5/-0 °C	215~ 219 °C or 235 +5/-0 °C
Ramp-down rate	6°C /second max.	10 °C /second max.
Time 25 ℃ to peak temperature	6 minutes max.	

Package Reflow Conditions


pkg. thickness≥2.5mm and all bags	pkg. thickness < 2.5mm and pkg. volume ≥ 350 mm	pkg. thickness < 2.5mm and pkg. volume <
Convection 220 +5/-0°C		Convection 235 +5/-0 °C
VPR 215-219 °C		VPR 235 +5/-0 °C
IR/Convection 220 +5/-0 °C		IR/Convection 235 +5/-0 °C




Reliability test program

Test item	Method	Description
SOLDERABILITY	MIL-STD-883D-2003	245°C , 5 SEC
HOLT	MIL-STD-883D-1005.7	1000 Hrs Bias @ 125 °C
PCT	JESD-22-B, A102	168 Hrs, 100 % RH , 121°C
TST	MIL-STD-883D-1011.9	-65°C ~ 150°C, 200 Cycles
ESD	MIL-STD-883D-3015.7	VHBM > 2KV, VMM > 200V
Latch-Up	JESD 78	10ms , I _{tr} > 100mA

Carrier Tape & Reel Dimension





Application	А	В	С	J	T1	T2	W	Р	E
	330±1	62 ± 1.5	12.75 + 0.1 5	2 + 0.5	12.4 +0.2	2± 0.2	12 + 0.3 - 0.1	8± 0.1	1.75± 0.1
SOP-8	F	D	D1	Po	P1	Ao	Bo	Ko	t
	5.5 ± 0.1	1.55±0.1	1.55+ 0.25	4.0 ± 0.1	2.0 ± 0.1	6.4 ± 0.1	5.2±0.1	2.1± 0.1	0.3±0.013

(mm)



Cover Tape Dimensions

Application	Carrier Width	Cover Tape Width	Devices Per Reel
SOP- 8	12	9.3	2500

Customer Service

Anpec Electronics Corp.

Head Office :

5F, No. 2 Li-Hsin Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel : 886-3-5642000 Fax : 886-3-5642050

Taipei Branch :

7F, No. 137, Lane 235, Pac Chiao Rd., Hsin Tien City, Taipei Hsien, Taiwan, R. O. C. Tel : 886-2-89191368 Fax : 886-2-89191369