### Features

- Single Power Supply • Read and Write Voltage, 5 V  $\pm$  5%
- High Performance 200 ns Maximum Access Time 6 ms Typical Sector Write
- **CMOS Low Power Consumption** 25 mA Typical Active Current (Byte Mode) 400 µA Typical Standby Current
- Fully MS-DOS Compatible Flash Driver and Formatter • Virtual-Disk Flash Driver with 512 Bytes/Sector Random Read/Write to any Sector No Erase Operation Required Prior to any Write
- Zero Data Retention Power . **Batteries not Required for Data Storage**
- PCMCIA/JEIDA 68-Pin Standard Selectable Byte- or Word-Wide Configuration High Re-programmable Endurance
- Built-in Redundancy for Sector Replacement Minimum 100,000 Write Cycles
- Five Levels of Write Protection Prevent Accidental Data Loss

### Block Diagram





8-Megabyte **Flash Memory PCMCIA Card** 

# **AT5FC008 Preliminary**





### Description

Atmel's Flash Memory Card provides the highest system level performance for data and file storage solutions to the portable PC market segment. Data files and applications programs can be stored on the AT5FC008. This allows OEM manufacturers of portable system to eliminate the weight, power consumption and reliability issues associated with electro-mechanical disk-based systems. The AT5FC008 requires a single voltage power supply for total system operation. No batteries are needed for data retention due to its Flash-based technology. Since no high voltage (12 V) is required to perform any write operation, the AT5FC008 is suitable for the emerging "mobile" personal systems.

The AT5FC008 is compatible with the 68-pin PCMCIA/JEIDA international standard. Atmel's Flash Memory Cards can be read in either a byte-wide or word-wide mode which allows for flexible integration into various system platforms. It can be read like any typical PCMCIA SRAM or ROM card.

The Card Information Structure (CIS) can be written by the OEM or by Atmel at the attribute memory address space using a format utility. The CIS appears at the beginning of the card's attribute memory space and defines the low-level organization of data on the PC card. The AT5FC008 contains a separate 2K byte EEPROM memory for the card's attribute memory space.

The third party software solutions such as AWARD Software's CardWare<sup>™</sup> system and the SCM's Flash File System (FFS), enables Atmel's Flash Memory Card to emulate the function of essentially all the major brand personal computers that are DOS/Windows compatible.

For some unique portable computers, such as the HP200/100/95LX series, the software Driver and Formatter are also available. The Atmel Driver and Formatter utilizes a self-contained spare sector replacement algorithm, enabled by Atmel's small 512-byte sectors, to achieve long term card reliability and endurance.

#### Block Diagram



**AT5FC008** 



### **Absolute Maximum Ratings\***

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the card. This is a stress rating only and functional operation of the card at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transients, inputs may overshoot  $V_{SS}$  to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins is  $V_{CC}$ +0.5 V. During voltage transitions, outputs may overshoot to  $V_{CC}$ +2.0 V for periods up to 20 ns.
- 2. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second. Conditions equal  $V_{OUT} = 0.5$  V or 5.0 V,  $V_{CC} = Max$ .

### D.C. and A.C. Operating Range

		AT5FC008-20
Operating Temperature (Case)	Com.	0°C - 70°C
V <sub>CC</sub> Power Supply		5 V ± 5%

#### **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

Symbol	Parameter	Conditions	Тур	Max	Units
CIN1	Address Capacitance	$V_{IN} = 0 V$		20	pF
Соит	Output Capacitance	Vout = 0 V		20	pF
C <sub>IN2</sub>	Control Capacitance	$V_{IN} = 0 \ (\overline{CE})$		45	pF
Ci/O	I/O Capacitance	$V_{I/O} = 0 V$		20	pF

Note: 1. This parameter is characterized and is not 100% tested.





## **PC Card Pin Assignments**

I = Input, O = Output, I/O = Bi-directional, NC = No Connect

Pin	Signal	I/O	Function
1	GND		Ground
2	D3	I/O	Data Bit 3
3	D4	I/O	Data Bit 4
4	D5	I/O	Data Bit 5
5	D6	I/O	Data Bit 6
6	D7	I/O	Data Bit 7
7	$\overline{CE}_1$	Ι	Card Enable 1 <sup>(1)</sup>
8	A10	I	Address Bit 10
9	ŌĒ	I	Output Enable
10	A11	Ι	Address Bit 11
11	A9	Ι	Address Bit 9
12	A8	I	Address Bit 8
13	A13	Ι	Address Bit 13
14	A14	I	Address Bit 14
15	WE	I	Write Enable
16	NC		No Connect
17	Vcc		Power Supply
18	NC		No Connect
19	A16	I	Address Bit 16
20	A15	Ι	Address Bit 15
21	A12		Address Bit 12
22	A7	I	Address Bit 7
23	A6		Address Bit 6
24	A5	I	Address Bit 5
25	A4	I	Address Bit 4
26	A3	Ι	Address Bit 3
27	A2		Address Bit 2
28	A1	I	Address Bit 1
29	A0	I	Address Bit 0
30	D0	I/O	Data Bit 0
31	D1	I/O	Data Bit 1
32	D2	I/O	Data Bit 2
33	WP	0	Write Protect <sup>(1)</sup>
34	GND		Ground

Pin	Signal	I/O	Function
35	GND		Ground
36	$\overline{CD}_1$	0	Card Detect 1 <sup>(1)</sup>
37	D11	I/O	Data Bit 11
38	D12	I/O	Data Bit 12
39	D13	I/O	Data Bit 13
40	D14	I/O	Data Bit 14
41	D15	I/O	Data Bit 15
42	CE <sub>2</sub>	I	Card Enable 2 <sup>(1)</sup>
43	NC		No Connect
44	RFU		Reserved
45	RFU		Reserved
46	A17	I	Address Bit 17
47	A18	I	Address Bit 18
48	A19	Ι	Address Bit 19
49	A20	Ι	Address Bit 20
50	A21	Ι	Address Bit 21
51	Vcc		Power Supply
52	NC		No Connect
53	A22	Ι	Address Bit 22
54	NC		No Connect
55	NC		No Connect
56	NC		No Connect
57	NC		No Connect
58	NC		No Connect
59	NC		No Connect
60	NC		No Connect
61	REG	Ι	Register Select
62	$\overline{\text{BVD}}_2$	0	Battery Voltage Detect 2 <sup>(2)</sup>
63	BVD <sub>1</sub>	0	Battery Voltage Detect 1 <sup>(2)</sup>
64	D8	I/O	Data Bit 8
65	D9	I/O	Data Bit 9
66	D10	I/O	Data Bit 10
67	$\overline{CD}_2$	0	Card Detect 2 <sup>(1)</sup>
68	GND		Ground

Notes: 1. Signal must not be connected between cards.

2.  $\overline{\text{BVD}}$  = Internally pulled up.



# Pin Description

Symbol	Name	Туре	Function
A0-A22	Address Inputs	Input	Address Inputs are internally latched during write cycles.
D0-D15	Data Input/Output	Input/Output	Data Input/Outputs are internally latched on write cycles. Data outputs are latched during read cycles. Data pins are active high. When the memory card is de-selected or the outputs are disabled the outputs float to tri-state.
$\overline{CE}_1, \overline{CE}_2$	Card Enable	Input	Card Enable is active low. The memory card is de-selected and power consumption is reduced to standby levels when $\overline{CE}$ is high. $\overline{CE}$ activates the internal memory card circuitry that controls the high and low byte control logic of the card, input buffers, segment decoders, and associated memory devices.
ŌĒ	Output Enable	Input	Output Enable is active low and enables the data buffers through the card outputs during read cycles.
WE	Write Enable	Input	Write Enable is active low and controls the write function to the memory array. The target address is latched on the falling edge of the WE pulse and the appropriate data is latched on the rising edge of the pulse.
Vcc	PC Card Power Supply		PC Card Power Supply for device operation (5.0 V $\pm$ 5%)
GND	Ground		Ground
$\overline{CD}_1, \overline{CD}_2$	Card Detect	Output	When Card Detect 1 and 2 = Ground the system detects the card.
WP	Write Protect	Output	Write Protect is active high and indicates that all card write operations are disabled by the write protect switch.
NC	No Connect		Corresponding pin is not connected internally.
$\overline{\text{BVD}}_1, \overline{\text{BVD}}_2$	Battery Voltage Detect	Output	Internally pulled up. (There is no battery in the card.)
REG	Register Select	Input	Provide access to Card Information Structure in the Attribute Memory Device





## **Memory Card Operations**

The AT5FC008 Flash Memory Card is organized as an array of 16 individual AT29C040 devices. They are logically defined as contiguous sectors of 512 bytes. Each sector can be read and written randomly as designated by the host. There is NO need to *erase* any sector prior to any *write* operation. Also, there is NO high voltage (12 V) required to perform any write operations.

The common memory space data contents are altered in a similar manner as writing to individual Flash memory devices. Oncard address and data buffers activate the appropriate Flash device in the memory array. Each device internally latches address and data during write cycles. Refer to the **Common Memory Operations** table.

#### **Byte-Wide Operations**

The AT5FC008 provides the flexibility to operate on data in byte-wide or word-wide operations. Byte-wide data is available on D0-D7 for read and write operations ( $\overline{CE}_1 = \text{low}$ ,  $\overline{CE}_2 = \text{high}$ ). Even and odd bytes are stored in a pair of memory chip segments (i.e., S0 and S1) and are accessed when A0 is low and high respectively.

#### **Word-Wide Operations**

The 16-bit words are accessed when both  $\overline{CE}_1$  and  $\overline{CE}_2$  are forced low, A0 = don't care. D0-D15 are used for word-wide operations

#### **Read Enable/Output Disable**

Data outputs from the card are disabled when  $\overline{OE}$  is at a logichigh level. Under this condition, outputs are in the high-impedance state. The A20, A21 and A22 select the paired memory chip segments, while A0 decides the upper or lower bank. The  $\overline{CE_1/CE_2}$  pins determine either byte or word mode operation. The Output Enable ( $\overline{OE}$ ) is forced low to activate all outputs of the memory chip segments. The on-card I/O transceiver is set in the output mode. The AT5FC008 sends data to the host. Refer to A.C. Read Waveforms drawing.

#### **Standby Operations**

When both  $\overline{CE}_1$  and  $\overline{CE}_2$  are at logic-high level, the AT5FC008 is in Standby mode; i.e., all memory chip segments as well as the decoder/transceiver are completely de-selected at minimum power consumption. Even in the byte-mode read operation, only one memory chip segment (even or odd) is active at any time. The other seven memory chip segments remain in standby. In the word-mode there are two memory chip segments in active and six in standby.

#### Write Operations

The AT5FC008 is written on a sector basis. Each sector of 512 bytes can be selected randomly and written independently without any prior erase cycle. A9 to A19 specify the sector address, while A20, A21 and A22 specify the Flash chip segment pair. Within each sector, the individual byte address is latched on the

falling edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ . Each byte pair to be programmed must have its high-to-low transition on  $\overline{\text{WE}}$  (or  $\overline{\text{CE}}$ ) within 150 µs of the low-to- high transition of  $\overline{\text{WE}}$  (or  $\overline{\text{CE}}$ ) of the preceding byte pair. If a high-to-low transition is not detected within 150 µs of the last low-to-high transition, the data load period will end and the internal programming period will start. All the bytes of a sector are simultaneously programmed during the internal programming period. A maximum write time of 10 ms per sector is self-controlled by the Flash devices. Refer to A.C. Write Waveforms drawings.

#### **Write Protection**

The AT5FC008 has five types of write protection. The PCMCIA/JEIDA socket itself provides the first type of write protection. Power supply and control pins have specific pin lengths in order to protect the card with proper power supply sequencing in the case of hot insertion and removal.

A mechanical write protection switch provides a second type of write protection. When this switch is activated,  $\overline{WE}$  is internally forced high. The Flash memory arrays are therefore write-disabled.

The third type of write protection is achieved with the built-in low VCC sensing circuit within each Flash device. If the external VCC is below 3.8 V (typical), the write function is inhibited.

The fourth type of write protection is a noise filter circuit within each Flash device. Any pulse of less than 15 ns (typical) on the  $\overline{WE}$ ,  $\overline{CE}_1$  or  $\overline{CE}_2$  inputs will not initiate a program cycle.

The last type of write protection is based on the Software Data Protection (SDP) scheme of the AT29C040 devices. Each of the sixteen devices needs to enable and disable the SDP individually. Refer to the **Software Data Protected Programming/Disable Algorithm** tables for descriptions of enable and disable SDP operations.

#### **Card Detection**

Each  $\overline{CD}$  (output) pin should be read by the host system to determine if the memory card is properly seated in the socket.  $\overline{CD}_1$  and  $\overline{CD}_2$  are internally tied to the ground. If both bits are not detected, the system should indicate that the card must be re-inserted.

#### **CIS** Data

The Card Information Structure (CIS) describes the capabilities and specifications of a card. The CIS of the AT5FC008 can be written either by the OEM or by Atmel at the attribute memory space beginning at address 00000H by using a format utility. The AT5FC008 contains a separate 2K byte EEPROM memory for the card's attribute memory space. The attribute is active when the  $\overline{\text{REG}}$  pin is driven low. D0-D7 are active during attribute memory access. D8-D15 should be ignored. Odd order bytes present invalid data. Refer to the **Attribute Memory Operations** table.

## **Common Memory Operations**

X = Don't Care, where Don't Care is either  $V_{IL}$  or  $V_{IH}$  levels.

Pins	REG		$\overline{CE}_1$	OE	WE	A0	D8-D15	D0-D7
Read-Only								
Read (x8) <sup>(1)</sup>	Vih	VIH	VIL	VIL	Vih	VIL	High Z	Data Out-Even
Read (x8) (2)	Vih	VIH	VIL	VIL	Vih	Vih	High Z	Data Out-Odd
Read (x8) <sup>(3)</sup>	VIH	VIL	VIH	VIL	VIH	Х	Data Out-Odd	High Z
Read (x16) (4)	VIH	VIL	VIL	VIL	VIH	Х	Data Out-Odd	Data Out-Even
Output Disable	VIH	Х	Х	VIH	VIH	Х	High Z	High Z
Standby	Х	VIH	Vih	Х	Х	Х	High Z	High Z
Write-Only								
Write (x8) <sup>(1)</sup>	VIH	VIH	VIL	VIH	VIL	VIL	High Z	Data In-Even
Write (x8) <sup>(2)</sup>	VIH	VIH	VIL	VIH	VIL	VIH	High Z	Data In-Odd
Write (x8) <sup>(3)</sup>	VIH	VIL	VIH	VIH	VIL	Х	Data In-Odd	High Z
Write (x16) <sup>(4)</sup>	Vih	VIL	VIL	Vih	VIL	Х	Data In-Odd	Data In-Even
Output Disable	Vih	Х	Х	Vih	VIL	Х	High Z	High Z

Notes:

- 1. Byte access Even. In this x8 mode, D0-D7 contain the "even" byte (low byte) of the x16 word. D8-D15 are inactive.
- 2. Byte access Odd. In this x8 mode, D0-D7 contain the "odd" byte (high byte) of the x16 word. This is accomplished internal to the card by transposing D8-D15 to D0-D7. D8-D15 are inactive.

#### byte (high byte) of the x16 word. D0-D7 are inactive. A0 = X. 4. Word access. In this mode D0-D7 contain the "even" byte while

3. Odd byte only access. In this x8 mode, D8-D15 contain the "odd"

D8-D15 contain the "odd" byte. A0 = X

## **Memory Card Program Routine**

#### **Byte Mode**









# **Attribute Memory Operations**

X = Don't Care, where Don't Care is either  $V_{IL}$  or  $V_{IH}$  levels.

Pins	REG			OE	WE	A0	D8-D15	D0-D7
Read-Only								
Read (x8) <sup>(1)</sup>	VIL	VIH	VIL	VIL	Vih	VIL	High Z	Data Out-Even
Read (x8)	VIL	VIH	VIL	VIL	Vih	VIH	High Z	Not Valid
Read (x8)	VIL	VIL	VIH	VIL	VIH	Х	Not Valid	High Z
Read (x16)	VIL	VIL	VIL	VIL	VIH	Х	Not Valid	Data Out-Even
Output Disable	VIL	Х	Х	VIH	VIH	Х	High Z	High Z
Standby	Х	Vih	Vih	Х	Х	Х	High Z	High Z
Write-Only								
Write (x8) <sup>(1)</sup>	VIL	VIH	VIL	VIH	VIL	VIL	High Z	Data In-Even
Write (x8)	VIL	VIH	VIL	VIH	VIL	VIH	High Z	Not Valid
Write (x8)	VIL	VIL	VIH	VIH	VIL	Х	Not Valid	High Z
Write (x16)	VIL	VIL	VIL	Vih	VIL	Х	Not Valid	Data In-Even
Output Disable	VIL	Х	Х	Vih	VIL	Х	High Z	High Z

Note: 1. Byte access - Even. In this x8 mode, D0-D7 contain the "even" byte (low byte) of the x16 word. D8-D15 are inactive.

Symbol	Parameter	Condition	Min	Тур	Max	Units
ILI	Input LeakageCurrent	V <sub>CC</sub> = V <sub>CC</sub> Max, V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>		1.0	±20	μA
ILO	Output Leakage Current	V <sub>CC</sub> = V <sub>CC</sub> Max, V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>		1.0	20	μA
I <sub>SB</sub>	V <sub>CC</sub> Standby Current	$\frac{V_{CC}}{CE} = V_{CC} Max,$ $\overline{CE} = V_{CC} \pm 0.2 V$		0.6	1.2	mA
Icc1 <sup>(1)</sup>	V <sub>CC</sub> Active Read Current	$\frac{V_{CC} = V_{CC} \text{ Max}, \overline{CE} = V_{IL},}{\overline{OE} = V_{IH}, I_{OUT} = 0 \text{ mA},}$ at 5 MHz		25	40	mA
ICC2	V <sub>CC</sub> Active Write Current	$\overline{CE} = V_{IL}, \overline{WE} = V_{IL},$ Programming in Progress		25	40	mA
VIL	Input Low Voltage				0.8	V
VIH	Input High Voltage		2.4			V
Vol	Output Low Voltage	I <sub>OL</sub> = 3.2 mA			0.40	V
Vон	Output High Voltage	lон = -2.0 mA	3.8			V

## D.C. Characteristics, Byte-Wide Operation

Notes: 1. One Flash device active, 15 in standby.

## **D.C. Characteristics, Word-Wide Operation**

Symbol	Parameter	Condition	Min	Тур	Max	Units
ILI	Input LeakageCurrent	V <sub>CC</sub> = V <sub>CC</sub> Max, V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>		1.0	±20	μΑ
ILO	Output Leakage Current	V <sub>CC</sub> = V <sub>CC</sub> Max, V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>		1.0	20	μΑ
ISB	V <sub>CC</sub> Standby Current	$\frac{V_{CC}}{CE} = V_{CC} Max,$ $\overline{CE} = V_{CC} \pm 0.2 V$		0.6	1.2	mA
Icc1 <sup>(1)</sup>	V <sub>CC</sub> Active Read Current	$V_{CC} = V_{CC} Max, \overline{CE} = V_{IL},$ $\overline{OE} = V_{IH}, I_{OUT} = 0 mA,$ at 5 MHz		50	80	mA
I <sub>CC2</sub>	V <sub>CC</sub> Active Write Current	$\overline{CE} = V_{IL}, \overline{WE} = V_{IL},$ Programming in Progress		50	80	mA
VIL	Input Low Voltage				0.8	V
VIH	Input High Voltage		2.4			V
Vol	Output Low Voltage	I <sub>OL</sub> = 3.2 mA			0.40	V
Vон	Output High Voltage	lон = -2.0 mA	3.8			V

Notes: 1. Two Flash devices active, 14 in standby.





## A.C. Read Characteristics

Symbol	Parameter	Min	Max	Units
t <sub>RC</sub>	Read Cycle Time	200		ns
tCE	Chip Enable Access Time		200	ns
tACC	Address Access Time		200	ns
tOE	Output Enable Access Time		100	ns
t <sub>Lz</sub>	Chip Enable to Output in Low Z	5		ns
tDF	Chip Disable to Output in High Z		60	ns
tolz	Output Enable to Output in Low Z	5		ns
tDF	Output Disable to Output in High Z		60	ns
tон	Output Hold Time from First of Address, $\overline{CE}$ , or $\overline{OE}$ Change	5		ns
twc	Write Recovery Time Before Read		10	ms

#### Input test Waveforms and Measurement Level



### **Output Test Load**



 $t_{R},\,t_{F}\,<5~ns$ 

## A.C. Read Waveforms<sup>(1)</sup>





Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	10		ns
tан	Address Hold Time	60		ns
t <sub>DS</sub>	Data Set-up Time	60		ns
tDH	Data Hold Time	10		ns
t <sub>WP</sub>	Write Pulse Width	100		ns
tBLC	Byte Load Cycle Time		150	μs
twpн	Write Pulse Width High	100		ns

### Write Cycle Characteristics

#### ŌE $\overline{CE}_2$ 1 F CE₁ t<sub>WP</sub> t<sub>WPH</sub> WE t<sub>AS</sub> t<sub>WC</sub> t<sub>BLC</sub> t<sub>AH</sub> A0 $t_{\text{DH}}$ BYTE ADDRESS A1-A8 11 1 F SECTOR A9-A19 11 11 t<sub>DS</sub> 11 11 DATA 11 11 BYTE 510 BYTE 2 BYTE 0 BYTE 1 BYTE 511

# A.C. Write Waveforms (Byte Mode)

#### Notes:

- A20, A21 and A22 specify the pair of AT29C040 devices to be written, while A0 controls the selection of even and odd bytes. A0, A20, A21 and A22 must be valid throughout the entire WE low pulse.
- 2. A9 through A19 must specify the sector address during each high to low transition of  $\overline{\text{WE}}$  (or  $\overline{\text{CE}}$ ).
- 3.  $\overline{\text{OE}}$  must be high when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.
- 4. All bytes that are not loaded within the sector being programmed will be erased to FF.







### A.C. Write Waveforms (Word Mode)

- 1. A20, A21 and A22 specify the pair of AT29C040 devices to be written; they must be valid throughout the entire  $\overline{\text{WE}}$  low pulse. A0 is don't care.
- 2. A9 through A19 must specify the sector address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ).
- 3.  $\overline{\text{OE}}$  must be high when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.
- 4. All bytes that are not loaded within the sector being programmed will be erased to FF.

# AT5FC008

# Software Data Protected Programming Algorithm<sup>(1)</sup>

Device	0	1	2	3	4	5	6	7
Data	AA							
Address	00AAAA	00AAAB	10AAAA	10AAAB	20AAAA	20AAAB	30AAAA	30AAAB
Data	55	55	55	55	55	55	55	55
Address	005554	005555	105554	105555	205554	205555	305554	305555
Data	A0							
Address	00AAAA	00AAAB	10AAAA	10AAAB	20AAAA	20AAAB	30AAAA	30AAAB
Writes	Write							
Enabled	Bytes							

Device	8	9	10	11	12	13	14	15
Data	AA							
Address	40AAAA	40AAAB	50AAAA	50AAAB	60AAAA	60AAAB	70AAAA	70AAAB
Data	55	55	55	55	55	55	55	55
Address	405554	405555	505554	505555	605554	605555	705554	705555
Data	A0							
Address	40AAAA	40AAAB	50AAAA	50AAAB	60AAAA	60AAAB	70AAAA	70AAAB
Writes	Write							
Enabled	Bytes							

Note: 1. Load 3 bytes to corresponding Flash chip segment individually to enable software data protection.



Ê	

Device	0	1	2	3	4	5	6	7
Data Address	AA 00AAAA	AA 00AAAB	AA 10AAAA	AA 10AAAB	AA 20AAAA	AA 20AAAB	AA 30AAAA	AA 30AAAB
Data Address	55 005554	55 005555	55 105554	55 105555	55 205554	55 205555	55 305554	55 305555
Data Address	80 00AAAA	80 00AAAB	80 10AAAA	80 10AAAB	80 20AAAA	80 20AAAB	80 30AAAA	80 30AAAB
Data Address	AA 00AAAA	AA 00AAAB	AA 10AAAA	AA 10AAAB	AA 20AAAA	AA 20AAAB	AA 30AAAA	AA 30AAAB
Data Address	55 005554	55 005555	55 105554	55 105555	55 205554	55 205555	55 305554	55 305555
Data Address	20 00AAAA	20 00AAAB	20 10AAAA	20 10AAAB	20 20AAAA	20 20AAAB	20 30AAAA	20 30AAAB
Writes Enabled	Write Bytes	Write Bytes	Write Bytes	Write Bytes	Write Bytes	Write Bytes	Write Bytes	Write Bytes
Device	8	9	10	11	12	13	14	15
Data Address	AA 40AAAA		AA	AA	AA	AA	AA	AA
	10/ 0 0 0 0	40AAAD	50AAAA	50AAAB	60AAAA	60AAAB	70AAAA	70AAAB
Data Address	55 405554	40AAAB 55 405555	50AAAA 55 505554	50AAAB 55 505555	60AAAA 55 605554	60AAAB 55 605555	70AAAA 55 705554	70AAAB 55 705555
Data Address Data Address	55 4055554 80 40AAAA	40AAAB 55 405555 80 40AAAB	50AAAA 55 505554 80 50AAAA	50AAAB 55 505555 80 50AAAB	60AAAA 55 605554 80 60AAAA	60AAAB 55 605555 80 60AAAB	70AAAA 55 705554 80 70AAAA	70AAAB 55 705555 80 70AAAB
Data Address Data Address Data Address	55 405554 80 40AAAA AA 40AAAA	40AAAB 55 405555 80 40AAAB AA 40AAAB	50AAAA 55 505554 80 50AAAA AA 50AAAA	50AAAB 55 505555 80 50AAAB AA 50AAAB	60AAAA 55 605554 80 60AAAA AA 60AAAA	60AAAB 55 605555 80 60AAAB AA 60AAAB	70AAAA 55 705554 80 70AAAA AA 70AAAA	70AAAB 55 705555 80 70AAAB AA 70AAAB
Data Address Data Address Data Address Data Address	55 405554 80 40AAAA AA 40AAAA 55 405554	40AAAB 55 405555 80 40AAAB AA 40AAAB 55 405555	50AAAA           55           505554           80           50AAAA           AA           50AAAA           505554	50AAAB 55 505555 80 50AAAB AA 50AAAB 55 505555	60AAAA 55 605554 80 60AAAA AA 60AAAA 55 605554	60AAAB 55 605555 80 60AAAB AA 60AAAB 55 605555	70AAAA 55 705554 80 70AAAA AA 70AAAA 55 705554	70AAAB 55 705555 80 70AAAB AA 70AAAB 55 705555
Data Address Data Address Data Address Data Address Data Address	55 405554 80 40AAAA AA 40AAAA 55 405554 20 40AAAA	40AAAB 55 405555 80 40AAAB AA 40AAAB 55 405555 20 40AAAB	50AAAA           55           505554           80           50AAAA           AA           50AAAA           505554           20           50AAAA	50AAAB 55 505555 80 50AAAB AA 50AAAB 55 505555 20 50AAAB	60AAAA 55 605554 80 60AAAA AA 60AAAA 55 605554 20 60AAAA	60AAAB 55 605555 80 60AAAB AA 60AAAB 55 605555 20 60AAAB	70AAAA         55         705554         80         70AAAA         AA         70AAAA         55         705554         20         70AAAA	70AAAB         55         705555         80         70AAAB         AA         70AAAB         55         705555         20         70AAAB

# Software Data Protected Disable Algorithm (1)

Note: 1. Load 6 bytes to corresponding Flash chip segment individually to disable software data protection.



## **Ordering Information**

t <sub>ACC</sub> (ns)	Ordering Code	Package	Operation Range
200	AT5FC008-20	PCMCIA Type 1	Commercial (0°C to 70°C)

## **Packaging Information**



 $CardWare^{\ensuremath{\mbox{\scriptsize TM}}}$  may be trademarks of others.

