AT28C17

Features

- Fast Read Access Time 150 ns
- Fast Byte Write 200 μs or 1 ms
- Self-Timed Byte Write Cycle Internal Address and Data Latches Internal Control Timer Automatic Clear Before Write
- Direct Microprocessor Control DATA POLLING READY/BUSY Open Drain Output
- Low Power
 30 mA Active Current
 100 μa CMOS Standby Current
- High Reliability Endurance: 10⁴ or 10⁵ Cycles Data Retention: 10 Years
- 5V ± 10% Supply
- CMOS & TTL Compatible Inputs and Outputs
- JEDEC Approved Byte Wide Pinout
- Commercial and Industrial Temperature Ranges

Description

The AT28C17 is a low-power, high-performance Electrically Erasable and Programmable Read Only Memory with easy to use features. The AT28C17 is a 16K memory organized as 2,048 words by 8 bits. The device is manufactured with Atmel's reliable nonvolatile CMOS technology.

(continued)

Pin Configurations

| Pin Name | Function |
|-------------|---------------------|
| A0 - A10 | Addresses |
| CE | Chip Enable |
| OE | Output Enable |
| WE | Write Enable |
| I/O0 - I/O7 | Data Inputs/Outputs |
| RDY/BUSY | Ready/Busy Output |
| NC | No Connect |
| DC | Don't Connect |

| PDIP | , SOIC |
|------|--------|
| Top | View |

| | - | | |
|--|-------------------------------------|--|---|
| RDY/BUSY [NC [A7 [A6 [A5 [A4 [A3 [| 1 2 3 4 5 6 7 | 28 27 26 25 24 23 22 | VCC WE NC A8 A9 NC OF |
| A3 A2 A1 I/O0 I/O1 I/O2 GND C | 7 8 9 10 11 12 13 | 22 _ 21 _ 20 _ 19 _ 18 _ 17 _ 16 _ 15 _ | OE A10 CE I/O7 I/O6 I/O5 I/O4 |
| | | | |
| | | | |



PLCC

Note: PLCC package pins 1 and 17 are DON'T CONNECT.



16K (2K x 8) CMOS E²PROM

0541A



Description (Continued)

The AT28C17 is accessed like a static RAM for the read or write cycles without the need of external components. During a byte write, the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. The device includes two methods for detecting the end of a write cycle, level detection of RDY/BUSY and DATA POLLING of I/O₇. Once the end of a write cycle has been detected, a new access for a read or a write can begin. The CMOS technology offers fast access times of 150 ns at low power dissipation. When the chip is deselected the standby current is less than 100 μ A.

Atmel's 28C17 has additional features to ensure high quality and manufacturability. The device utilizes error correction internally for extended endurance and for improved data retention characteristics. An extra 32-bytes of E^2 PROM are available for device identification or tracking.

Block Diagram



Absolute Maximum Ratings*

| Temperature Under Bias55°C to +125°C |
|---|
| Storage Temperature65°C to +150°C |
| All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V |
| All Output Voltages with Respect to Ground0.6V to V_{CC} + 0.6V |
| Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V |

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Device Operation

READ: The AT28C17 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever CE or OE is high. This dual line control gives designers increased flexibility in preventing bus contention.

BYTE WRITE: Writing data into the AT28C17 is similar to writing into a Static RAM. A low pulse on the WE or CE input with OE high and CE or WE low (respectively) initiates a byte write. The address location is latched on the last falling edge of WE (or CE); the new data is latched on the first rising edge. Internally, the device performs a self-clear before write. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of twc, a read operation will effectively be a polling operation.

FAST BYTE WRITE: The AT28C17E offers a byte write time of 200 μ s maximum. This feature allows the entire device to be rewritten in 0.4 seconds.

READY/BUSY: Pin 1 is an open drain READY/BUSY output that can be used to detect the end of a write cycle. RDY/BUSY is actively pulled low during the write cycle and is released at the completion of the write. The open drain connection allows for OR-tying of several devices to the same RDY/BUSY line.

DATA POLLING: The AT28C17 provides DATA POLL-ING to signal the completion of a write cycle. During a write cycle, an attempted read of the data being written results in the complement of that data for I/O_7 (the other outputs are indeterminate). When the write cycle is finished, true data appears on all outputs.

WRITE PROTECTION: Inadvertent writes to the device are protected against in the following ways. (a) V_{CC} sense— if V_{CC} is below 3.8V (typical) the write function is inhibited. (b) V_{CC} power on delay— once V_{CC} has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a byte write. (c) Write Inhibit holding any one of OE low, CE high or WE high inhibits byte write cycles.

CHIP CLEAR: The contents of the entire memory of the AT28C17 may be set to the high state by the CHIP CLEAR operation. By setting \overline{CE} low and \overline{OE} to 12 volts, the chip is cleared when a 10 msec low pulse is applied to WE.

DEVICE IDENTIFICATION: An extra 32-bytes of E²PROM memory are available to the user for device identification. By raising A9 to 12 ± 0.5 V and using address locations 7E0H to 7FFH the additional bytes may be written to or read from in the same manner as the regular memory array.





DC and AC Operating Range

| | | AT28C17-15 |
|------------------------------|------|---------------|
| Operating | Com. | 0°C - 70°C |
| Temperature (Case) | Ind. | -40°C - 85°C |
| V _{CC} Power Supply | | $5V \pm 10\%$ |

Operating Modes

| Mode | CE | OE | WE | I/O | |
|-----------------------|-----|-------------------------------|-----|--------|--|
| Read | VIL | VIL | VIH | Dout | |
| Write ⁽²⁾ | VIL | VIH | VIL | DIN | |
| Standby/Write Inhibit | ViH | X ⁽¹⁾ | Х | High Z | |
| Write Inhibit | Х | Х | Vін | | |
| Write Inhibit | Х | VIL | Х | | |
| Output Disable | Х | VIH | Х | High Z | |
| Chip Erase | VIL | V _H ⁽³⁾ | VIL | High Z | |

3. $V_H = 12.0V \pm 0.5V$.

Notes: 1. X can be V_{IL} or V_{IH}. 2. Refer to AC Programming Waveforms.

DC Characteristics

| Symbol | Parameter | Condition | | Min | Мах | Units |
|------------------------------|--------------------------------------|--|------|-----|-----|-------|
| ILI | Input Load Current | $V_{IN} = 0V$ to $V_{CC} + 1V$ | | | 10 | μΑ |
| ILO | Output Leakage Current | $V_{I/O} = 0V$ to V_{CC} | | | 10 | μA |
| I _{SB1} | V _{CC} Standby Current CMOS | $\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 1.0V$ | | | 100 | μΑ |
| 1 | V/a a Standby Ourrant TTI | \overline{OF} 2.01/ to 1/as + 1.01/ | Com. | | 2 | mA |
| ISB2 VCC Standby Current TTL | CE = 2.00 to VCC + 1.00 | Ind. | | 3 | mA | |
| 1 | V/ Antine Commont AC | f = 5 MHz; I _{OUT} = 0 mA | Com. | | 30 | mA |
| ICC | VCC Active Current AC | $\overline{CE} = V_{IL}$ | Ind. | | 45 | mA |
| VIL | Input Low Voltage | | | | 0.8 | V |
| VIH | Input High Voltage | | | 2.0 | | V |
| Vol | Output Low Voltage | $I_{OL} = 2.1 \text{ mA}$ = 4.0 for RDY/BUSY | | | .4 | V |
| Vон | Output High Voltage | Іон = -400 μА | | 2.4 | | V |

AC Read Characteristics

| | | AT28C17-15 | | |
|--------------------------------|---|------------|-----|-------|
| Symbol | Parameter | Min | Max | Units |
| tACC | Address to Output Delay | | 150 | ns |
| t _{CE} ⁽¹⁾ | CE to Output Delay | | 150 | ns |
| t _{OE} ⁽²⁾ | OE to Output Delay | 10 | 70 | ns |
| tDF ^(3, 4) | CE or OE High to Output Float | 0 | 50 | ns |
| tон | Output Hold from \overline{OE} , \overline{CE} or Address, whichever occurred first | 0 | | ns |

AC Read Waveforms (1, 2, 3, 4)



- Notes: 1. \overline{CE} may be delayed up to t_{ACC} t_{CE} after the address transition without impact on tACC.
 - 2. \overline{OE} may be delayed up to t_{CE} t_{OE} after the falling edge of \overline{CE} without impact on t_{CE} or by t_{ACC} - t_{OE} after an address change without impact on tACC.
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first $(C_L = 5 \text{ pF}).$
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



t_R, t_F < 20 ns

Output Test Load



Pin Capacitance (f = 1 MHz, T = 25° C)⁽¹⁾

| | Тур | Мах | Units | Conditions |
|------|-----|-----|-------|---------------|
| CIN | 4 | 6 | pF | $V_{IN} = 0V$ |
| Соит | 8 | 12 | pF | Vout = 0V |

Note: 1. This parameter is characterized and is not 100% tested.





AC Write Characteristics

| Symbol | Parameter | Min | Тур | Мах | Units | |
|------------------------------------|--|----------|-----|-----|-------|----|
| tas, toes | Address, OE Set-up Time | | 10 | | | ns |
| t _{AH} | Address Hold Time | | 50 | | | ns |
| twp | Write Pulse Width (\overline{WE} or \overline{CE}) | | 100 | | 1000 | ns |
| t _{DS} | Data Set-up Time | | 50 | | | ns |
| t _{DH} , t _{OEH} | Data, OE Hold Time | | 10 | | | ns |
| tcs, tcн | \overline{CE} to \overline{WE} and \overline{WE} to \overline{CE} Set-up and Hold Time | | 0 | | | ns |
| t _{DB} | Time to Device Busy | | | | 50 | ns |
| | | AT28C17 | | 0.5 | 1.0 | ms |
| tWC | | AT28C17E | | 100 | 200 | μs |

AC Write Waveforms





CE Controlled





Data Polling Characteristics (1)

| Symbol | Parameter | Min | Тур | Max | Units |
|-----------------|-----------------------------------|-----|-----|-----|-------|
| tDH | Data Hold Time | 10 | | | ns |
| tоен | OE Hold Time | 10 | | | ns |
| tOE | OE to Output Delay ⁽²⁾ | | | | ns |
| t _{WR} | Write Recovery Time | 0 | | | ns |

Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

Data Polling Waveforms



Chip Erase Waveforms



$$\label{eq:ts} \begin{split} t_S &= t_H = 1 \; \mu \text{sec (min.)} \\ t_W &= 10 \; \text{msec (min.)} \\ V_H &= 12.0V \pm 0.5V \end{split}$$







5.50

400

AT28C17

| tACC | lcc | (mA) | Ordering Code | Dealara | |
|------|--------|---------|---|--------------------|-------------------------------|
| (ns) | Active | Standby | Ordering Code | Раскаде | Operation Range |
| 150 | 30 | 0.1 | AT28C17(E)-15JC AT28C17(E)-15PC AT28C17(E)-15SC | 32J 28P6 28S | Commercial (0°C to 70°C) |
| | 45 | 0.1 | AT28C17(E)-15JI AT28C17(E)-15PI AT28C17(E)-15SI | 32J 28P6 28S | Industrial (-40°C to 85°C) |
| 250 | 30 | 0.1 | AT28C17-W | DIE | Commercial (0°C to 70°C) |

Ordering Information ⁽¹⁾

Notes: 1. See Valid Part Number table below.

2. The 28C17 200 ns and 250 ns speed selections have been removed from valid selections table and are replaced by the faster 150 ns T_{AA} offering.

3. The 28C17 ceramic and LCC package offerings have been removed. New designs should utilize the 28C256 ceramic offerings.

Valid Part Numbers

The following table lists standard Atmel products that can be ordered.

| Device Numbers | Speed | Package and Temperature Combinations |
|----------------|-------|--------------------------------------|
| AT28C17 | 15 | JC, JI, PC, PI, SC, SI |
| AT28C17E | 15 | JC, JI, PC, PI, SC, SI |
| AT28C17 | - | W |

| Package Type | | | |
|--------------|--|--|--|
| 32J | 32 Lead, Plastic J-Leaded Chip Carrier (PLCC) | | |
| 28P6 | 28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) | | |
| 28S | 28 Lead, 0.300" Wide, Plastic Gull Wing, Small Outline (SOIC) | | |
| W | Die | | |
| Options | | | |
| Blank | Standard Device: Endurance = 10K Write Cycles; Write Time = 1 ms | | |
| E | High Endurance Option: Endurance = 100K Write Cycles; Write Time = 200 μ s | | |

