AT29LV256

Features

- Single Supply Voltage, Range 3V to 3.6V
- 3-Volt-Only Read and Write Operation
- Software Protected Programming
- Low Power Dissipation 15 mA Active Current
- 20 µA CMOS Standby Current
- Fast Read Access Time 200 ns
- Sector Program Operation Single Cycle Reprogram (Erase and Program) 512 Sectors (64 bytes/sector) Internal Address and Data Latches for 64-Bytes
- Fast Sector Program Cycle Time 20 ms Max.
- Internal Program Control and Timer
- DATA Polling for End of Program Detection
- Typical Endurance > 10,000 Cycles
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges

Description

The AT29LV256 is a 3-volt-only in-system Flash Programmable Erasable Read Only Memory (PEROM). Its 256K of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 200 ns with power dissipation of just 54 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 20 μ A. The device endurance is such that any sector can typically be written to in excess of 10,000 times.

256K (32K x 8) 3-volt Only CMOS Flash Memory

(continued)


Pin Configurations

Pin Name	Function
A0 - A14	Addresses
CE	Chip Enable
OE	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect

TSOP Top View Type 1

	22	21 20 $\overrightarrow{\Box}$ \overrightarrow{CE} A10
	24	19 🛛 🗌 🛛 1/07
A13 A14 27	26	17 18 1/06 17 16 1/04 1/05
	28	15 16 1/03 14 GND
	2	
	4	
	6	9 8 A2 A1

PLCC Top View



0563A






Description (Continued)

To allow for simple in-system reprogrammability, the AT29LV256 does not require high input voltages for programming. Three-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29LV256 is performed on a sector basis; 64-bytes of data are loaded into the device and then simultaneously programmed.

Block Diagram

During a reprogram cycle, the address locations and 64bytes of data are captured at microprocessor speed and internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.



Device Operation

READ: The <u>AT29LV256</u> is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dualline control gives designers flexibility in preventing bus contention.

SOFTWARE DATA PROTECTION PROGRAMMING:

The AT29LV256 has 512 individual sectors, each 64bytes. Using the software data protection feature, byte loads are used to enter the 64-bytes of a sector to be programmed. The AT29LV256 can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 64-byte sector must be loaded into the device. The AT29LV256 automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation.

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and \overrightarrow{OE} high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE.

The 64-bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on WE (or CE) within 150 μ s of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150 μ s of the last low to high transition, the load period will end and the internal programming period will start. A6 to A14 specify the sector address. The sector address must be valid during each high to low transition.

Device Operation (Continued)

sition of WE (or CE). A0 to A5 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of t_{WC} , a read operation will effectively be a polling operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29LV256 in the following ways: (a) V_{CC} sense— if V_{CC} is below 1.8V (typical), the program function is inhibited. (b) V_{CC} power on delay— once V_{CC} has reached the V_{CC} sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit— holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter— pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

INPUT LEVELS: While operating with a 3.3V $\pm 10\%$ power supply, the address inputs and control inputs (OE, CE and WE) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to 3.6 volts.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29LV256 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29LV256 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODE: The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V _{CC} + 0.6V
Voltage on A9 (including NC Pins) with Respect to Ground0.6V to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





DC and AC Operating Range

		AT29LV256-15	AT29LV256-20	AT29LV256-25
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		$3.3V\pm0.3V$	$3.3V\pm0.3V$	$3.3V\pm0.3V$

Operating Modes

Mode	CE	OE	WE	Ai	I/O
Read	VIL	VIL	VIH	Ai	Dout
Program ⁽²⁾	VIL	VIH	VIL	Ai	DIN
Standby/Write Inhibit	Vih	X ⁽¹⁾	Х	Х	High Z
Program Inhibit	Х	Х	Vih		
Program Inhibit	Х	VIL	Х		
Output Disable	Х	VIH	Х		High Z
Product Identification					
Hardware	Ma	Ma		A1 - A14 = V _{IL} , A9 = V _H $^{(3)}$, A0 = V _{IL}	Manufacturer Code ⁽⁴⁾
Haldwale	VIL	VIL	VIH	A1 - A14 = V_{IL} , A9 = V_{H} ⁽³⁾ , A0 = V_{IH}	Device Code ⁽⁴⁾
Software ⁽⁵⁾				$A0 = V_{IL}$	Manufacturer Code (4)
Sollwale				A0 = VIH	Device Code ⁽⁴⁾

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to AC Programming Waveforms.

4. Manufacturer Code: 1F, Device Code: BC.

5. See details under Software Product Identification Entry/Exit.

3. $V_{\rm H} = 12.0V \pm 0.5V$.


DC Characteristics

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to V_{CC}			1	μA
Ilo	Output Leakage Current	$V_{I/O} = 0V$ to V_{CC}			1	μΑ
	Vac Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to V_{CC}	Com.		20	μA
I _{SB1}	V _{CC} Standby Current CMOS	$CE = VCC - 0.3V \ 10 \ VCC$	Ind.		50	μA
ISB2	V _{CC} Standby Current TTL	\overline{CE} = 2.0V to V _{CC}			1	mA
lcc	Vcc Active Current	f = 5 MHz; Iout = 0 mA; V	′cc = 3.6V		15	mA
VIL	Input Low Voltage				0.6	V
Viн	Input High Voltage			2.0		V
Vol	Output Low Voltage	I _{OL} = 1.6 mA; V _{CC} = 3.0V			.45	V
Vон	Output High Voltage	I _{OH} = -100 μA; V _{CC} = 3.0\	/	2.4		V

AC Read Characteristics

		AT29LV256-15		AT29LV256-20		AT29LV256-25		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tACC	Address to Output Delay		150		200		250	ns
t _{CE} ⁽¹⁾	CE to Output Delay		150		200		250	ns
toe (2)	OE to Output Delay	0	70	0	100	0	120	ns
t _{DF} ^(3, 4)	CE or OE to Output Float	0	40	0	50	0	60	ns
tон	Output Hold from \overline{OE} , \overline{CE} or Address, whichever occurred first	0		0		0		ns


AC Read Waveforms ^(1, 2, 3, 4)




Notes:

- 1. TE may be delayed up to tACC tCE after the address transition without impact on tACC .
- 2. \overline{OE} may be delayed up to t_{CE} t_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} or by t_{ACC} - t_{OE} after an address change without impact on tACC .
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first $(C_{L} = 5 \text{ pF}).$
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level





Pin Capacitance $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	$V_{OUT} = 0V$

Note: 1. These parameters are characterized and not 100% tested.







AC Byte Load Characteristics

Symbol	Parameter	Min	Max	Units
t _{AS} , toes	Address, OE Set-up Time	10		ns
tан	Address Hold Time	100		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (\overline{WE} or \overline{CE})	200		ns
tDS	Data Set-up Time	100		ns
tdн, toeн	Data, OE Hold Time	10		ns
twpн	Write Pulse Width High	200		ns

AC Byte Load Waveforms (1, 2)



CE Controlled




4-38

AT29LV256

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		20	ms
tas	Address Set-up Time	10		ns
t _{AH}	Address Hold Time	100		ns
tDS	Data Set-up Time	100		ns
tDH	Data Hold Time	10		ns
t _{WP}	Write Pulse Width	200		ns
tBLC	Byte Load Cycle Time		150	μs
twpн	Write Pulse Width High	200		ns


Program Cycle Characteristics

Software Protected Program Waveform (1, 2, 3)



Notes: 1. OE must be high when WE and CE are both low.
2. A6 through A14 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.

Programming Algorithm ⁽¹⁾



3. All bytes that are not loaded within the sector being programmed will be indeterminate.

Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Data Protect state will be re-activated at end of program cycle.
- 3. 64-bytes of data **MUST BE** loaded.






Data Polling Characteristics ⁽¹⁾

Parameter	Min	Тур	Max	Units
Data Hold Time	10			ns
OE Hold Time	10			ns
OE to Output Delay ⁽²⁾				ns
Write Recovery Time	0			ns
	Data Hold Time OE Hold Time OE to Output Delay ⁽²⁾	Data Hold Time 10 OE Hold Time 10 OE to Output Delay ⁽²⁾	Data Hold Time 10 OE Hold Time 10 OE to Output Delay ⁽²⁾	Data Hold Time 10 OE Hold Time 10 OE to Output Delay ⁽²⁾

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

Data Polling Waveforms




Toggle Bit Characteristics ⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
tOE	OE to Output Delay ⁽²⁾				ns
t OEHP	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested. 2. See t_{OE} spec in AC Read Characteristics.

Toggle Bit Waveforms (1, 3)




Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit.

2. Beginning and ending state of I/O6 will vary.


3. Any address location may be used but the address should not vary.

AT29LV256

Software Product Identification Entry (1)



Software Product (1) Identification Exit



Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. A1 A14 = V_{IL} . Manufacture Code is read for A0 = V_{IL} ; Device Code is read for A0 = V_{IH} .
- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1F Device Code: BC





Ordering Information

t _{ACC} (ns)	I _{CC} (mA)			Deckerre	
	Active	Standby	Ordering Code	Package	Operation Range
150	15	0.02	AT29LV256-15JC AT29LV256-15TC	32J 28T	Commercial (0° to 70°C)
	15	0.05	AT29LV256-15JI AT29LV256-15TI	32J 28T	Industrial (-40° to 85°C)
200	15	0.02	AT29LV256-20JC AT29LV256-20PC AT29LV256-20TC	32J 28P6 28T	Commercial (0° to 70°C)
	15	0.05	AT29LV256-20JI AT29LV256-20PI	32J 28P6	Industrial (-40° to 85°C)
250	15	0.02	AT29LV256-25JC AT29LV256-25PC AT29LV256-25TC	32J 28P6 28T	Commercial (0° to 70°C)
	15	0.05	AT29LV256-25JI AT29LV256-25PI	32J 28P6	Industrial (-40° to 85°C)

Package Type				
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)			
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)			
28T	28 Lead, Thin Small Outline Package (TSOP)			

AT29LV256