Features

- Single Voltage Operation
 - 5V Read
 - 5V Reprogramming
- Fast Read Access Time 70 ns
- Internal Erase/Program Control
- Sector Architecture
 - One 8K Words (16K bytes) Boot Block with Programming Lockout
 - Two 8K Words (16K bytes) Parameter Blocks
 - One 104K Words (208K bytes) Main Memory Array Block
- Fast Sector Erase Time 10 seconds
- Word-By-Word Programming 50 $\mu \text{s/Word}$
- Hardware Data Protection
- DATA Polling For End Of Program Detection
- Low Power Dissipation
 - 50 mA Active Current
 - 300 μA CMOS Standby Current
- Typical 10,000 Write Cycles

Description

The AT49F2048 is a 5-volt-only, 2 megabit Flash Memory organized as 128K words of 16 bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 275 mW. When deselected, the CMOS standby current is less than 300 μ A.

To allow for simple in-system reprogrammability, the AT49F2048 does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to

(continued)

Pin Config	gurations
Pin Name	Function

Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	Reset
I/O0 - I/O15	Data Inputs/Outputs
NC	No Connect

TSOP Top View

Type 1

A15 A14 0 1 2 48 47 A16 A17 A14
A13 46 D GND
A10 9 6 43 P 1/014
$\begin{array}{c} A9 \\ NC \\ NC \\ NC \\ NC \\ H \\ I \\ I$
WE NO H 10 39 E /012
WE 11 38 37 VCC V/04 NC NC 14 13 36 25 V/04
NO NC 9 14 35 P 1/03 "OT
NC NC 15 34 0 E 1010
NC $_{47}$ H_{18} H_{101} H_{101} H_{101} H_{101}
A6 $A5 = 20$ 30 $29 = 1/00$ $1/08$
A4 $A5 = 20 \\ 21 \\ 28 = 100 \\ OE$
A6 A7 19 30 29 1/00 1/08 A4 A5 20 21 28 27 6 ND OE A2

				•		·	
NC	þ	1	_	_	44	Ъ	RESET
NC	d	2			43	þ	WE
NC	d	3			42	þ	A8
A7	þ	4			41	Ē	A9
A6	þ	5			40	þ	A10
A5	þ	6			39	þ	A11
A4	þ	7			38	þ	A12
A3	þ	8			37	Ь	A13
A2	d	9			36	þ	A14
A1	þ	10			35		A15
A0	þ	11			34	þ	A16
CE	d	12			33	þ	NC
GND	þ	13			32	þ	GND
ŌE	þ	14			31	þ	I/O15
I/O0	þ	15			30	þ	/07
/O8	þ	16			29		/014
I/O1	þ	17			28	þ	I/O6
/O9	þ	18			27	þ.	/O13
I/O2	þ	19			26	þ	I/O5
I/O10	þ	20			25	þ	/012

24 1/04

23 b VCC

SOIC (SOP)



2-Megabit (128K x 16) 5-volt Only CMOS Flash Memory

AT49F2048

0568D-A-9/97



I/O3 C 21

V011 C

22




reading from an EPROM; it has standard \overline{CE} , \overline{OE} , and \overline{WE} inputs to avoid bus connection. The AT49F2048 is a 5-voltonly, 2 megabit Flash Memory organized as 128K words contention. Reprogramming the AT49F2048 is performed by first erasing a block of data and then programming on a word-by-word basis.

The device is erased by executing the erase command sequence; the device internally controls the erase operation. The memory is divided into three blocks for erase operations. There are two 8K word parameter block sections and one sector consisting of the boot block and the main memory array block. The AT49F2048 is programmed on a word-by-word basis. The device has the capability to protect the data in the boot block; this feature is enabled by a command sequence. Once the boot block programming lockout feature is enabled, the data in the boot block cannot be changed when input levels of 5.5 volts or less are used. The typical number of program and erase cycles is in excess of 10,000 cycles.

The optional 8K word boot block section includes a reprogramming lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is protected from being reprogrammed.

Block Diagram



Device Operation

READ: The AT49F2048 is accessed like an EPROM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention.

COMMAND SEQUENCES: When the device is first powered on it will be reset to the read or standby mode depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table (I/O8 - I/O15 are don't care inputs for the command codes). The command sequences are written by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences.

RESET: A RESET input pin is provided to ease some system applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation and puts the outputs of the device in a high impedance state. When a high level is reasserted on the RESET pin, the device returns to the Read or Standby mode, depending upon the state of the control inputs. By applying a $12V \pm 0.5V$ input signal to the RESET pin the boot block array can be reprogrammed even if the boot block program lockout feature has been enabled (see Boot Block Programming Lockout Override section).

ERASURE: Before a word can be reprogrammed, it must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code.

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is t_{EC} .

CHIP ERASE: If the boot block lockout has been enabled, the Chip Erase function is disabled; sector erases for the parameter blocks and main memory block will still operate. After the full chip erase the device will return back to read mode. Any command during chip erase will be ignored.

SECTOR ERASE: As an alternative to a full chip erase, the device is organized into three sectors that can be individually erased. There are two 8K word parameter block sections and one sector consisting of the boot block and the main memory array block. The Sector Erase command is a six bus cycle operation. The sector address is latched on the falling \overline{WE} edge of the sixth cycle while the 30H data input command is latched at the rising edge of \overline{WE} . The sector erase starts after the rising edge of WE of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (from the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued.

WORD PROGRAMMING: Once a memory block is erased, it is programmed (to a logical "0") on a word-by-word basis. Programming is accomplished via the internal device command register and is a 4 bus cycle operation. The device will automatically generate the required internal program pulses.

Any commands written to the chip during the embedded programming cycle will be ignored. If a hardware reset happens during programming, the data at the location being programmed will be corrupted. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is completed after the specified tBP cycle time. The DATA polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K words. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 00000H to 01FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed when input levels of

5.5V or less are used. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lock-out feature has been enabled and the block cannot be programmed. The software product identification exit code should be used to return to standard operation.

BOOT BLOCK PROGRAMMING LOCKOUT OVER-RIDE: The user can override the boot block programming lockout by taking the RESET pin to 12 volts. By doing this protected boot block data can be altered through a chip erase, sector erase or word programming. When the RESET pin is brought back to TTL levels the boot block programming lockout feature is again active.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT49F2048 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give a "0" on I/O7. Once the program or erase cycle has completed, true data will be read from the device. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT49F2048 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49F2048 in the following ways: (a) V_{CC} sense: if V_{CC} is below 3.8V





(typical), the program function is inhibited. (b) V_{CC} power on delay: once V_{CC} has reached the V_{CC} sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit: holding any one of $\overline{\text{OE}}$

low, \overline{CE} high or \overline{WE} high inhibits program cycles. (d) Noise filter: pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a program cycle.

Command Definition (in Hex)⁽¹⁾

Command	Bus	1st Bus Cycle		2nd Bus Cycle		3rd Bus Cycle		4th Bus Cycle		5th Bus Cycle		6th Bus Cycle	
Sequence	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D _{OUT}										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Sector Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	SA ⁽⁴⁾⁽⁵⁾	30
Word Program	4	5555	AA	2AAA	55	5555	A0	Addr	D _{IN}				
Boot Block Lockout ⁽²⁾	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit ⁽³⁾	3	5555	AA	2AAA	55	5555	F0						
Product ID Exit ⁽³⁾	1	xxxx	F0										

Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O15 - I/O8 (Don't Care); I/O7 - I/O0 (Hex)

2. The 8K word boot sector has the address range 00000H to 01FFFH.

3. Either one of the Product ID Exit commands can be used.

4. SA = sector addresses:

SA = 03XXX for PARAMETER BLOCK 1

SA = 05XXX for PARAMETER BLOCK 2

- SA = 1FXXX for MAIN MEMORY ARRAY
- 5. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (from the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued.

Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V _{CC} + 0.6V
Voltage on \overline{OE} with Respect to Ground0.6V to +13.5V

Stresses beyond those listed under "Absolute
Maximum Ratings" may cause permanent dam-
age to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect device
reliability.

AT49F2048

DC and AC Operating Range

		AT49F2048-70	AT49F2048-90	AT49F2048-12
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		5V ± 10%	$5V\pm10\%$	$5V\pm10\%$

Operating Modes

Mode	CE	OE	WE	RESET	Ai	I/O
Read	V _{IL}	V _{IL}	V _{IH}	V _{IH}	Ai	D _{OUT}
Program/Erase ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	V _{IH}	Ai	D _{IN}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	Х	V _{IH}	Х	High Z
Program Inhibit	Х	Х	V _{IH}	V _{IH}		
Program Inhibit	Х	V _{IL}	Х	V _{IH}		
Output Disable	Х	V _{IH}	Х	V _{IH}		High Z
Reset	Х	Х	Х	V _{IL}	Х	High Z
Product Identification	i					
Hardware		N			A1 - A16 = VIL, A9 = V_{H} , ⁽³⁾ A0 = V_{IL}	Manufacturer Code ⁽⁴⁾
Hardware	V _{IL}	V _{IL}	V _{IH}	V _{IH}	A1 - A16 = V_{IL} , A9 = V_{H} , ⁽³⁾ A0 = V_{IH}	Device Code ⁽⁴⁾
0(5)				Ň	A0 = VIL, A1 - A16 = V _{IL}	Manufacturer Code ⁽⁴⁾
Software ⁽⁵⁾			V _{IH}		A0 = V _{IH} , A1 - A16 = V _{IL}	Device Code ⁽⁴⁾

Notes: 1. X can be V_{IL} or V_{IH}.

2. Refer to AC Programming Waveforms.

3. V_{H} = 12.0V \pm 0.5V.

- 4. Manufacturer Code: 1FH, Device Code: 82H
- 5. See details under Software Product Identification Entry/Exit.

DC Characteristics

Parameter	Condition	Min	Max	Units
Input Load Current	$V_{IN} = 0V$ to V_{CC}		10	μΑ
Output Leakage Current	$V_{I/O} = 0V$ to V_{CC}		10	μΑ
V _{CC} Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to V_{CC}		300	μA
V _{CC} Standby Current TTL	\overline{CE} = 2.0V to V _{CC}		3	mA
V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA		50	mA
Input Low Voltage			0.8	V
Input High Voltage		2.0		V
Output Low Voltage	I _{OL} = 2.1 mA		.45	V
Output High Voltage	I _{OH} = -400 μA	2.4		V
Output High Voltage CMOS	I _{OH} = -100 μA; V _{CC} = 4.5V	4.2		V
	Input Load Current Output Leakage Current V _{CC} Standby Current CMOS V _{CC} Standby Current TTL V _{CC} Active Current Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage	Input Load Current $V_{IN} = 0V$ to V_{CC} Output Leakage Current $V_{I/O} = 0V$ to V_{CC} V_{CC} Standby Current CMOS $\overline{CE} = V_{CC} - 0.3V$ to V_{CC} V_{CC} Standby Current TTL $\overline{CE} = 2.0V$ to V_{CC} V_{CC} Active Current $f = 5$ MHz; $I_{OUT} = 0$ mAInput Low VoltageInput High VoltageOutput Low Voltage $I_{OL} = 2.1$ mAOutput High Voltage $I_{OH} = -400 \ \mu A$	Input Load Current $V_{IN} = 0V$ to V_{CC} Input Leakage Current $V_{I/O} = 0V$ to V_{CC} Output Leakage Current CMOS $\overline{CE} = V_{CC} - 0.3V$ to V_{CC} Input V_{CC} Standby Current TTL $\overline{CE} = 2.0V$ to V_{CC} V_{CC} Standby Current TTL $\overline{CE} = 2.0V$ to V_{CC} Input Low VolcageInput Low VoltageInput High VoltageInput Low Voltage2.0Output Low Voltage $I_{OL} = 2.1 \text{ mA}$ 2.4	Input Load Current $V_{IN} = 0V \text{ to } V_{CC}$ 10Output Leakage Current $V_{I/O} = 0V \text{ to } V_{CC}$ 10 V_{CC} Standby Current CMOS $\overline{CE} = V_{CC} - 0.3V \text{ to } V_{CC}$ 300 V_{CC} Standby Current TTL $\overline{CE} = 2.0V \text{ to } V_{CC}$ 3 V_{CC} Active Current $f = 5 \text{ MHz}; I_{OUT} = 0 \text{ mA}$ 50Input Low Voltage

Note: 1. In the erase mode, I_{CC} is 90 mA.






AC Read Characteristics


		AT49F2048-70			2048-90	AT49F2048-12			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	
t _{ACC}	Address to Output Delay		70		90		120	ns	
$t_{CE}^{(1)}$	CE to Output Delay		70		90		120	ns	
t _{OE} ⁽²⁾	OE to Output Delay		35	0	40	0	50	ns	
t _{DF} ⁽³⁾⁽⁴⁾	CE or OE to Output Float	0	25	0	25	0	30	ns	
t _{OH}	Output Hold from \overline{OE} , \overline{CE} or Address, whichever occurred first	0		0		0		ns	

AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




- Notes: 1. \overline{CE} may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .
 - 2. $\overline{\text{OE}}$ may be delayed up to $t_{\text{CE}} t_{\text{OE}}$ after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} or by $t_{\text{ACC}} t_{\text{OE}}$ after an address change without impact on t_{ACC} .
 - 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (CL = 5 pF).
 - 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



 t_R , $t_F < 5$ ns

Output Test Load



Pin Capacitance

 $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Мах	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.


AT49F2048

AC Word Load Characteristics


Symbol	Parameter		Max	Units	
t _{AS} , t _{OES}	Address, OE Set-up Time	10		ns	
t _{AH}	Address Hold Time 50			ns	
t _{CS}	Chip Select Set-up Time	0		ns	
t _{CH}	Chip Select Hold Time	0		ns	
t _{WP}	Write Pulse Width (\overline{WE} or \overline{CE})	100		ns	
t _{DS}	Data Set-up Time	50		ns	
t _{DH} , t _{OEH}	Data, OE Hold Time	10		ns	
t _{WPH}	Write Pulse Width High	100		ns	

AC Word Load Waveforms

WE Controlled



CE Controlled









Program Cycle Characteristics

Symbol	Parameter	Min	Max	Units
t _{BP}	Word Programming Time		50	μs
t _{AS}	Address Set-up Time	10		ns
t _{AH}	Address Hold Time	50		ns
t _{DS}	Data Set-up Time	50		ns
t _{DH}	Data Hold Time	10		ns
t _{WP}	Write Pulse Width	100		ns
t _{WPH}	Write Pulse Width High	100		ns
t _{EC}	Erase Cycle Time		10	seconds

Program Cycle Waveforms



Sector or Chip Erase Cycle Waveforms



Notes: 1. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

- 2. For chip erase, the address should be 5555. For sector erase, the address depends on what sector is to be erased. (See note 4 under command definitions.)
- 3. For chip erase, the data should be 10_{H} , and for sector erase, the data should be 30_{H} .

AT49F2048

AT49F2048


Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See $t_{\mbox{\scriptsize OE}}$ spec in AC Read Characteristics.

Data Polling Waveforms




Toggle Bit Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{OEHP}	OE High Pulse	150			ns
t _{WR}	Write Recovery Time	0			ns
lotes: 1.	These parameters are characterized and not 100% tested.				

1. These parameters are characterized and not 100% tested.

2. See $t_{\mbox{\scriptsize OE}}$ spec in AC Read Characteristics.

Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾




- Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit. The t_{OEHP} specification must be met by the toggling input(s).
 - 2. Beginning and ending state of I/O6 will vary.
 - 3. Any address location may be used but the address should not vary.






Software Product Identification Entry⁽¹⁾




Software Product Identification Exit⁽¹⁾⁽⁶⁾



- Notes: 1. Data Format: I/O15 I/O8 (Don't Care); I/O7 - I/O0 (Hex) Address Format: A14 - A0 (Hex).
 - 2. A1 A16 = V_{IL} . Manufacture Code is read for A0 = V_{IL} ; Device Code is read for A0 = V_{IH} .
 - 3. The device does not remain in identification mode if powered down.
 - 4. The device returns to standard operation mode.
 - 5. Manufacturer Code: 1FH Device Code: 82H
 - Either one of the Product ID Exit commands can be used.

Boot Block Lockout Enable Algorithm⁽¹⁾



- Notes: 1. Data Format: I/O15 I/O8 (Don't Care); I/O7 - I/O0 (Hex) Address Format: A14 - A0 (Hex).
 - 2. Boot block lockout feature enabled.

AT49F2048

t _{ACC}	I _{CC} (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
70	50	0.3	AT49F2048-70RC AT49F2048-70TC	44R 48T	Commercial (0° to 70°C)
	50	0.3	AT49F2048-70RI AT49F2048-70TI	44R 48T	Industrial (-40° to 85°C)
90	50	0.3	AT49F2048-90RC AT49F2048-90TC	44R 48T	Commercial (0° to 70°C)
	50	0.3	AT49F2048-90RI AT49F2048-90TI	44R 48T	Industrial (-40° to 85°C)
120	50	0.3	AT49F2048-12RC AT49F2048-12TC	44R 48T	Commercial (0° to 70°C)
-	50	0.3	AT49F2048-12RI AT49F2048-12TI	44R 48T	Industrial (-40° to 85°C)

Ordering Information⁽¹⁾

Note: 1. The AT49F2048 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 00000H to 01FFFH). Users requiring the boot block to be in the higher address range should contact Atmel.

Package Type				
44R	44-Lead, 0.525" Wide, Plastic Gull-Wing Small Outline Package (SOIC/SOP)			
48T	48-Lead, Thin Small Outline Package (TSOP)			

