# AT27BV1024

#### Features

- Fast Read Access Time 90 ns
- Dual Voltage Range Operation Unregulated Battery Power Supply Range, 2.7V to 3.6V or Standard 5V ± 10% Supply Range
- Pin Compatible with JEDEC Standard AT27C1024
- Low Power CMOS Operation
  20 μA max. (less than 1 μA typical) Standby for V<sub>CC</sub> = 3.6V
  29 mW max. Active at 5 MHz for V<sub>CC</sub> = 3.6V
- JEDEC Standard Surface Mount Packages 44-Lead PLCC 40-Lead TSOP (10 x 14mm)
- High Reliability CMOS Technology 2,000V ESD Protection 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 100 µs/word (typical)
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Standard for LVTTL and LVBO
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

## Description

The AT27BV1024 is a high performance, low power, low voltage 1,048,576 bit onetime programmable read only memory (OTP EPROM) organized as 64K by 16 bits. It requires only one supply in the range of 2.7V to 3.6V in normal read mode operation. The by-16 organization makes this part ideal for portable and handheld 16 and 32 bit microprocessor based systems using either regulated or unregulated battery power.

(continued)

## **Pin Configurations**

Pin Name	Function
A0 - A15	Addresses
O0 - O15	Outputs
CE	Chip Enable
OE	Output Enable
PGM	Program Strobe
NC	No Connect
-	

Note: Both GND pins must be connected.

#### PLCC Top View

012 011 010 09 08 GND NC 07 06 05 04	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	A13 A12 A11 A10 A9 GND NC A8 A7 A6 A5
	O2 O0_NC A1 A3 O3 O1 OE A0 A2 A4	

Note: PLCC Package Pins 1 and 23 are DON'T CONNECT.

#### **TSOP** Top View Type 1 40 39 A10 A12 GND Α9 Ο A8 A11 З 38 Α7 37 A6 4 A13 36 A5 5 A14 🛓 6 35 Ē A4 A15 34 A3 NC 33 PGM VCC U VPP CE U 015 014 U 8 A2 32 A1 9 31 10 A0 11 30 OE 12 29 00 14<sup>13</sup> 28 01 27 02 <sup>26</sup> 25



1 Megabit (64K x 16) Unregulated *Battery-Voltage*<sup>™</sup> High Speed OTP CMOS EPROM



## **Description** (Continued)

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At  $V_{CC} = 2.7V$ , any word can be accessed in less than 120 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{CC} = 3V$ , the AT27BV1024 consumes less than one fifth the power of a standard 5V EPROM.

Standby mode supply current is typically less than 1  $\mu$ A at 3V. The AT27BV1024 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

The AT27BV1024 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC and TSOP packages. All devices feature two-line control ( $\overline{CE}$ ,  $\overline{OE}$ ) to give designers the flexibility to prevent bus contention.

The AT27BV1024 operating with V<sub>CC</sub> at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V<sub>CC</sub> = 5.0V. At V<sub>CC</sub> = 2.7V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.


Atmel's AT27BV1024 has additional features to ensure high quality and efficient production use. The Rapid<sup>™</sup> Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27BV1024 programs exactly the same way as a standard 5V AT27C1024 and uses the same programming equipment.

### **System Considerations**

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V<sub>CC</sub> and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the V<sub>CC</sub> and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

AT27BV1024

### **Block Diagram**



## **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125	°C
Storage Temperature65°C to +150	°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V	(1)
Voltage on A9 with Respect to Ground2.0V to +14.0V	(1)
VPP Supply Voltage with Respect to Ground2.0V to +14.0V	(1)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{CC}$  + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

## **Operating Modes**

Mode \ Pin	CE	OE	PGM	Ai	Vpp	Vcc	Outputs
Read <sup>(2)</sup>	VIL	VIL	X <sup>(1)</sup>	Ai	Х	Vcc <sup>(2)</sup>	Dout
Output Disable <sup>(2)</sup>	Х	VIH	Х	Х	Х	Vcc (2)	High Z
Standby <sup>(2)</sup>	VIH	Х	Х	Х	X <sup>(5)</sup>	Vcc (2)	High Z
Rapid Program <sup>(3)</sup>	VIL	VIH	VIL	Ai	Vpp	Vcc <sup>(3)</sup>	DIN
PGM Verify <sup>(3)</sup>	VIL	VIL	VIH	Ai	VPP	V <sub>CC</sub> <sup>(3)</sup>	Dout
PGM Inhibit <sup>(3)</sup>	VIH	Х	Х	Х	VPP	Vcc <sup>(3)</sup>	High Z
Product Identification <sup>(3, 5)</sup>	VIL	VIL	х	$\begin{array}{l} A9 = V_H^{(4)} \\ A0 = V_{IH} \text{ or } V_{IL} \\ A1 - A15 = V_{IL} \end{array}$	Vcc	Vcc <sup>(3)</sup>	Identification Code

Notes: 1. X can be VIL or VIH.

- 2. Read, output disable, and standby modes require,  $2.7V \le V_{CC} \le 3.6V, \mbox{ or } 4.5V \le V_{CC} \le 5.5V.$
- 3. Refer to Programming Characteristics. Programming modes require  $V_{CC} = 6.5V$ .

4.  $V_{H}$  = 12.0  $\pm$  0.5V.

5. Two identifier words may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification word and high (V<sub>I</sub>) to select the Device Code word.





## DC and AC Operating Conditions for Read Operation

		AT27BV1024						
		-90	-12		-15			
Operating	Com.	0°C - 70°C	0°C - 70°C		0°C - 70°C			
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C				
Vee Dower Supply		2.7V - 3.6V	2.7V - 3.6V		2.7V - 3.6V			
V <sub>CC</sub> Power Supply		5V ± 10%	5V ± 10%		5V ± 10%			
					= Preliminary Information			

## **DC and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
$V_{\rm CC} = 2$	.7V to 3.6V				
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>CC</sub>		±1	μA
ILO	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>		±5	μA
IPP1 (2)	VPP (1) Read/Standby Current	VPP = VCC		10	μA
	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μA
I <sub>SB</sub>		I <sub>SB2</sub> (TTL), $\overline{CE}$ = 2.0 to V <sub>CC</sub> + 0.5V		100	μA
lcc	Vcc Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}, V_{CC} =$	= 3.6V	8	mA
Ma		V <sub>CC</sub> = 3.0 to 3.6V	-0.6	0.8	V
VIL	Input Low Voltage	V <sub>CC</sub> = 2.7 to 3.6V	-0.6	0.2 x V <sub>CC</sub>	V
Maria	Innut Link Voltono	V <sub>CC</sub> = 3.0 to 3.6V	2.0	V <sub>CC</sub> + 0.5	V
VIH	Input High Voltage	V <sub>CC</sub> = 2.7 to 3.6V	0.7 x Vcc	Vcc + 0.5	V
		I <sub>OL</sub> = 2.0 mA		0.4	V
Vol	Output Low Voltage	I <sub>OL</sub> = 100 μA		0.2	V
		I <sub>OL</sub> = 20 μA		0.1	V
		lон = -2.0 mA	2.4		V
Vон	Output High Voltage	I <sub>OH</sub> = -100 µА	V <sub>CC</sub> - 0.2		V
		I <sub>OH</sub> = -20 μA	Vcc - 0.1		V
$V_{CC} = 4$	.5V to 5.5V				
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$		±1	μA
ILO	Output Leakage Current	$V_{OUT} = 0V$ to $V_{CC}$		±5	μA
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	VPP = VCC		10	μA
	V <sub>CC</sub> <sup>(1)</sup> Standby Current	$I_{SB1}$ (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μA
I <sub>SB</sub>		$I_{SB2}$ (TTL), $\overline{CE}$ = 2.0 to $V_{CC}$ + 0.5V		1	mA
lcc	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		30	mA
VIL	Input Low Voltage		-0.6	0.8	V
Viн	Input High Voltage		2.0	Vcc + 0.5	V
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
Vон	Output High Voltage	l <sub>OH</sub> = -400 μA	2.4		V

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub>, and removed simultaneously with or after V<sub>PP</sub>.

 V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

AT27BV1024


#### AC Characteristics for Read Operation ( $V_{CC} = 2.7V$ to 3.6V and 4.5V to 5.5V)

			AT27BV1024					
		-	90	-	12	-	15	
Symbol	Parameter Condition	Min	Max	Min	Max	Min	Max	Units
tACC <sup>(3)</sup>	Address to $\overline{CE} = \overline{OE}$ Output Delay $= V_{IL}$		90		120		150	ns
tce (2)	$\overline{CE}$ to Output Delay $\overline{OE} = V_{IL}$		90		120		150	ns
t <sub>OE</sub> <sup>(2, 3)</sup>	$\overline{OE}$ to Output Delay $\overline{CE} = V_{IL}$		30		35		50	ns
tDF <sup>(4, 5)</sup>	OE or CE High to Output Float, whichever occurred first		30		30		40	ns
tон	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ , whichever occurred first	0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

= Preliminary Information

## AC Waveforms for Read Operation <sup>(1)</sup>




- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
  - OE may be delayed up to t<sub>ACC</sub> t<sub>OE</sub> after the address is valid without impact on t<sub>ACC</sub>.
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.
- 6. When reading a 27BV1024, a 0.1  $\mu\text{F}$  capacitor is required across V\_{CC} and ground to supress spurious voltage transients.






#### Input Test Waveforms and Measurement Levels



t<sub>R</sub>, t<sub>F</sub> < 20 ns (10% to 90%)

#### **Output Test Load**




Note: CL = 100 pF including jig capacitance.

## **Pin Capacitance** $(f = 1 \text{ MHz } T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions	
CIN	4	10	pF	$V_{IN} = 0V$	
Соит	8	12	pF	Vout = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

## **Programming Waveforms**<sup>(1)</sup>



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{\text{IL}}$  and 2.0V for  $V_{\text{IH}}$ 
  - 2.  $t_{\mbox{\scriptsize OE}}$  and  $t_{\mbox{\scriptsize DFP}}$  are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27BV1024 a 0.1  $\mu F$  capacitor is required across VPP and ground to suppress spurious voltage transients.

## **DC Programming Characteristics**

TA = 25  $\pm$  5°C, V\_{CC} = 6.5  $\pm$  0.25V, V\_{PP} = 13.0  $\pm$  0.25V

			L	imits		
Symbol	Parameter	Test Conditions	Min	Max	Units	
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μA	
VIL	Input Low Level		-0.6	0.8	V	
Vih	Input High Level		2.0	V <sub>CC</sub> + 0.1	V	
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V	
Vон	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V	
ICC2	V <sub>CC</sub> Supply Current (Program and Verify)			50	mA	
I <sub>PP2</sub>	VPP Supply Current	$\overline{CE} = \overline{PGM} = V_{IL}$		30	mA	
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	V	





## **AC Programming Characteristics**

TA = 25  $\pm$  5°C, V\_{CC} = 6.5  $\pm$  0.25V, V\_{PP} = 13.0  $\pm$  0.25V

0	<b>T</b> = = (	Lin	nits	
Sym- bol	Test Parameter Conditions* <sup>(1)</sup>	Min	Max	Units
tas	Address Setup Time	2		μS
tCES	CE Setup Time	2		μS
toes	OE Setup Time	2		μS
t <sub>DS</sub>	Data Setup Time	2		μS
tан	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
tDFP	OE High to Out- put Float Delay <sup>(2)</sup>	0	130	ns
t <sub>VPS</sub>	VPP Setup Time	2		μS
tvcs	V <sub>CC</sub> Setup Time	2		μS
t <sub>PW</sub>	PGM Program Pulse Width <sup>(3)</sup>	95	105	μS
toE	Data Valid from OE		150	ns
<b>t</b> PRT	VPP Pulse Rise Time During Programming	50		ns

#### \*AC Conditions of Test:

- Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .
  - This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
  - 3. Program Pulse width tolerance is 100  $\mu sec \pm 5\%.$


#### Atmel's 27BV1024 Integrated Product Identification Code <sup>(1)</sup>

		Pins					Hex				
Codes	A0	015-08	07	06	05	04	03	02	01	00	Data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	0	0	1	00F1

Note: 1. The AT27BV1024 has the same Product Identification Code as the AT27C1024. Both are programming compatible.

#### **Rapid Programming Algorithm**

A 100  $\mu$ s PGM pulse width is used to program. The address is set to the first location. V<sub>CC</sub> is raised to 6.5V and V<sub>PP</sub> is raised to 13.0V. Each address is first programmed with one 100  $\mu$ s PGM pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 100  $\mu$ s pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. VPP is then lowered to 5.0V and V<sub>CC</sub> to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.



# AT27BV1024

tacc	lcc	(mA)	Ordering Code	Deekege	Operation Banga
(ns)	Active Standby Ordering Code			Package	Operation Range
90	8	0.02	AT27BV1024-90JC AT27BV1024-90VC	44J 40V	Commercial (0°C to 70°C)
	8	0.02	AT27BV1024-90JI AT27BV1024-90VI	44J 40V	Industrial (-40°C to 85°C)
120	8	0.02	AT27BV1024-12JC AT27BV1024-12VC	44J 40V	Commercial (0°C to 70°C)
	8	0.02	AT27BV1024-12JI AT27BV1024-12VI	44J 40V	Industrial (-40°C to 85°C)
150	150 8 0.02		AT27BV1024-15JC AT27BV1024-15VC		
	8	0.02	AT27BV1024-15JI AT27BV1024-15VI	44J 40V	Industrial (-40°C to 85°C)

# **Ordering Information**

= Preliminary Information

Package Type	
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)
40V	40 Lead, Plastic Thin Small Outline Package (TSOP) 10 x 14 mm

