Features

- AVR[®] High Performance and Low Power RISC Architecture
- 89 Powerful Instructions Most Single Clock Cycle Execution
- 1K bytes of In-System Reprogrammable Flash
 - SPI Serial Interface for Program Downloading
 - Endurance: 1,000 Write/Erase Cycles
- 64 bytes EEPROM
 - Endurance: 100,000 Write/Erase Cycles
- 32 x 8 General Purpose Working Registers
- 15 Programmable I/O Lines
- V_{CC}: 2.7 6.0V
- Fully Static Operation
 - 0 12 MHz, 4.0 6.0V
 - 0 4 MHz, 2.7 6.0V
- Up to 12 MIPS Throughput at 12 MHz
- One 8-Bit Timer/Counter with Separate Prescaler
- External and Internal Interrupt Sources
- Programmable Watchdog Timer with On-Chip Oscillator
- On-Chip Analog Comparator
- Low Power Idle and Power Down Modes
- Programming Lock for Software Security
- 20-Pin Device
- Selectable On-Chip RC Oscillator for Zero External Components

Description

The AT90S1200 is a low-power CMOS 8-bit microcontroller based on the *AVR* enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the AT90S1200 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

The AVR core combines a rich instruction set with the 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

(continued)

Pin Configuration





8-Bit **AVR**[®] Microcontroller with 1K bytes In-System Programmable Flash

AT90S1200

Rev. 0838DS-07/98



Note: This is a summary document. For the complete 48 page datasheet, please visit our web site at *www.atmel.com* or e-mail at *literature@atmel.com* and request literature #0838D.



Block Diagram

Figure 1. The AT90S1200 Block Diagram



The architecture supports high level languages efficiently as well as extremely dense assembler code programs. The AT90S1200 provides the following features: 1K bytes of In-System Programmable Flash, 64 bytes EEPROM, 15 general purpose I/O lines, 32 general purpose working registers, internal and external interrupts, programmable Watchdog Timer with internal oscillator, an SPI serial port for program downloading and two software selectable power saving modes. The Idle Mode stops the CPU while allowing the registers, timer/counter, watchdog and interrupt system to continue functioning. The power down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next external interrupt or hardware reset.

The device is manufactured using Atmel's high density non-volatile memory technology. The on-chip In-System Programmable Flash allows the program memory to be reprogrammed in-system through an SPI serial interface or by a conventional nonvolatile memory programmer. By combining an enhanced RISC 8-bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT90S1200 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The AT90S1200 AVR is supported with a full suite of program and system development tools including: macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

AT90S1200

Pin Descriptions

VCC

Supply voltage pin.

GND

Ground pin.

Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port. Port pins can provide internal pull-up resistors (selected for each bit). PB0 and PB1 also serve as the positive input (AIN0) and the negative input (AIN1), respectively, of the on-chip analog comparator. The Port B output buffers can sink 20 mA and thus drive LED displays directly. When pins PB0 to PB7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated.

Port B also serves the functions of various special features of the AT90S1200 as listed on page 20.

Port D (PD6..PD0)

Port D has seven bi-directional I/O pins with internal pull-up resistors, PD6..PD0. The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated.

Port D also serves the functions of various special features of the AT90S1200 as listed on page 23.

RESET

Reset input. A low on this pin for two machine cycles while the oscillator is running resets the device.

XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting oscillator amplifier.

Crystal Oscillator

XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 2. Either a quartz crystal or a ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven as shown in Figure 3.





Figure 3. External Clock Drive Configuration



On-Chip RC Oscillator

An on-chip RC oscillator running at a fixed frequency of 1 MHz can be selected as the MCU clock source. If enabled, the AT90S1200 can operate with no external components. A control bit - RCEN in the Flash Memory selects the onchip RC oscillator as the clock source when programmed ('0'). The AT90S1200 is normally shipped with this bit unprogrammed ('1'). Parts with this bit programmed can be ordered as AT90S1200A. The RCEN-bit can be changed by parallel programming only. When using the on-chip RC oscillator for serial program downloading, the RCEN bit must be programmed in parallel programming mode first.





AT90S1200 Architectural Overview

The fast-access register file concept contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one ALU (Arithmetic Logic Unit) operation is executed. Two

operands are output from the register file, the operation is executed, and the result is stored back in the register file in one clock cycle.

Figure 4. The AT90S1200 AVR Enhanced RISC Architecture



The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU. Figure 4 shows the AT90S1200 *AVR* Enhanced RISC microcontroller architecture. The *AVR* uses a Harvard architecture concept - with separate memories and buses for program and data memories. The program memory is accessed with a two stage pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is In-System Programmable Flash memory.

With the relative jump and relative call instructions, the whole 512 address space is directly accessed. All *AVR* instructions have a single 16-bit word format, meaning that every program memory address contains a single 16-bit instruction.

During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is a 3 level deep hardware stack dedicated for subroutines and interrupts. The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, Timer/Counters, A/D-converters, and other I/O functions. The memory spaces in the *AVR* architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All the different interrupts have a separate interrupt vector in the interrupt vector table at the beginning of the program memory. The different interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.

AT90S1200 Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$3F	SREG	I	T	Н	S	V	N	Z	С	10
\$3E	Reserved	-								
\$3D	Reserved	-								
\$30	Reserved				1	1		1		45
\$3D \$3A	Beserved	-	INTO	-	-	-	-	-	-	15
\$30	TIMSK		_	_	_	_	_	TOIE0	-	15
\$38	TIFR	-	-	-	-	_	-	TOVO	-	16
\$37	Reserved				L			1010		10
\$36	Reserved									
\$35	MCUCR	-	-	SE	SM	-	-	ISC01	ISC00	17
\$34	Reserved			•					•	
\$33	TCCR0	-	-	-	-	-	CS02	CS01	CS00	19
\$32	TCNT0				Timer/Cou	unter0 (8 Bit)				20
\$31	Reserved									
\$30	Reserved									
\$2F	Reserved	-								
\$2E	Reserved									
\$2D	Reserved									
\$20 ¢20	Reserved									
	Reserved									
φ <u>2</u> Α \$20	Reserved									
\$28	Reserved									
\$27	Reserved									
\$26	Reserved									
\$25	Reserved									
\$24	Reserved									
\$23	Reserved									
\$22	Reserved									
\$21	WDTCR	-	-	-	-	WDE	WDP2	WDP1	WDP0	21
\$20	Reserved									
\$1F	Reserved									
\$1E	EEAR	-			EEPRO	OM Address	Register			22
\$1D	EEDR			-	EEPROM	Data Registe	er			22
\$1C	EECR	-	-	-	-	-	-	EEWE	EERE	22
\$1B	Reserved									
\$1A	Reserved									
\$19	Reserved	DODTD	DODTD	DODTD	DODTD	DODTD	DODTD	DODTD	DODTD	24
<u> </u>										24
\$16	PINB	PINR7	PINR6	PINR5	PINR4	PINR3	PINR2	PINR1	PINRO	25
\$15	Reserved			1 1100						20
\$14	Reserved									
\$13	Reserved									
\$12	PORTD	-	PORTD	PORTD	PORTD	PORTD	PORTD	PORTD	PORTD	29
\$11	DDRD	-	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	29
\$10	PIND	-	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	29
\$0F	Reserved			•	•			•		
\$0E	Reserved									
\$0D	Reserved									
\$0C	Reserved									
\$0B	Reserved									
\$0A	Reserved									
\$09	Reserved									
\$08	ACSR	ACD	-	ACO	ACI	ACIE	-	ACIS1	ACIS0	23
	Reserved									
\$00	Reserved									





AT90S1200 Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks		
ARITHMETIC	ARITHMETIC AND LOGIC INSTRUCTIONS						
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1		
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1		
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1		
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1		
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1		
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1		
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1		
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1		
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1		
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \ v \ K$	Z,N,V	1		
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1		
COM	Rd	One's Complement	Rd ← \$FF - Rd	Z,C,N,V	1		
NEG	Rd	Two's Complement	Rd ← \$00 - Rd	Z,C,N,V,H	1		
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \lor K$	Z,N,V	1		
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (FFh - K)$	Z,N,V	1		
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1		
DEC	Rd	Decrement	Rd ← Rd - 1	Z,N,V	1		
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1		
CLR	Rd	Clear Register	Rd ← Rd⊕Rd	Z,N,V	1		
SER	Rd	Set Register	Rd ← \$FF	None	1		
BRANCH INS	TRUCTIONS						
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2		
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3		
RET		Subroutine Return	$PC \leftarrow STACK$	None	4		
RETI		Interrupt Return	PC ← STACK		4		
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2		
CP	Rd,Rr	Compare	Rd - Rr	Z, N,V,C,H	1		
CPC	Rd,Rr	Compare with Carry	Rd - Rr - C	Z, N,V,C,H	1		
CPI	Rd,K	Compare Register with Immediate	Rd - K	Z, N,V,C,H	1		
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2		
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2		
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2		
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2		
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2		
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2		
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2		
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2		
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2		
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2		
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1 / 2		
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2		
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2		
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2		
BRGE	k	Branch if Greater or Equal, Signed	if (N \oplus V= 0) then PC \leftarrow PC + k + 1	None	1/2		
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2		
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1 / 2		
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1 / 2		
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2		
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None	1 / 2		
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1/2		
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC \leftarrow PC + k + 1	None	1/2		
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2		
BRID	k	Branch if Interrupt Disabled	if $(I = 0)$ then PC \leftarrow PC + k + 1	None	1/2		

AT90S1200

AT90S1200 Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks		
DATA TRANSFER INSTRUCTIONS							
LD	Rd,Z	Load Register Indirect	$Rd \leftarrow (Z)$	None	2		
ST	Z,Rr	Store Register Indirect	$(Z) \leftarrow Rr$	None	2		
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1		
LDI	Rd, K	Load Immediate	Rd ← K	None	1		
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1		
OUT	P, Rr	Out Port	P ← Rr	None	1		
BIT AND BIT-TEST	INSTRUCTIONS	•					
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2		
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2		
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1		
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1		
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1		
ROR	Rd	Rotate Right Through Carry	Rd(7)←C,Rd(n)⊢ Rd(n+1),C←Rd(0)	Z,C,N,V	1		
ASR	Rd	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=06	Z,C,N,V	1		
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1		
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1		
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1		
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1		
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None	1		
SEC		Set Carry	C ← 1	С	1		
CLC		Clear Carry	$C \leftarrow 0$	С	1		
SEN		Set Negative Flag	N ← 1	Ν	1		
CLN		Clear Negative Flag	$N \leftarrow 0$	N	1		
SEZ		Set Zero Flag	Z ← 1	Z	1		
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1		
SEI		Global Interrupt Enable	l ← 1	1	1		
CLI		Global Interrupt Disable	$I \leftarrow 0$	1	1		
SES		Set Signed Test Flag	S ← 1	S	1		
CLS		Clear Signed Test Flag	S ← 0	S	1		
SEV		Set Twos Complement Overflow	V ← 1	V	1		
CLV		Clear Twos Complement Overflow	$V \leftarrow 0$	V	1		
SET		Set T in SREG	T ← 1	Т	1		
CLT		Clear T in SREG	$D \to T$	Т	1		
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1		
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1		
NOP		No Operation		None	1		
SLEEP		Sleep	(see specific descr. for Sleep	None	3		
WDR		Watch Dog Reset	(see specific descr. for WDR/timer)	None	1		

