# **DRAM**

# 4 MEG x 1 DRAM

**FAST PAGE MODE** 

# AVAILABLE AS MILITARY SPECIFICATONS

- SMD 5962-90622
- MIL-STD-883

#### **FEATURES**

- Industry standard x1 pinout, timing, functions and packages
- High-performance, CMOS silicon-gate process
- Single  $+5V \pm 10\%$  power supply
- Low-power, 2.5mW standby; 300mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1,024-cycle refresh distributed across 16ms
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR), and HIDDEN
- · FAST PAGE MODE access cycle
- CBR with WE a HIGH (JEDEC test mode capable via WCBR)

OPTIONS	MARKIN	G
Timing		
70ns access	- 7	
80ns access	- 8	
100ns access	-10	
120ns access	-12	
Packages		
Ceramic DIP (300 mil)	CN	No. 101
Ceramic DIP (400 mil)	C	No. 102
Ceramic LCC	ECN	No. 202
Ceramic SOJ	ECJ	No. 504
Ceramic ZIP	CZ	No. 400
Ceramic Gull Wing	ECG	No. 600

# **GENERAL DESCRIPTION**

The MT4C1004J is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits which are entered 11 bits (A0-A10) at a time.  $\overline{RAS}$  is used to latch the first 11 bits and  $\overline{CAS}$  the latter 11 bits. A READ or WRITE cycle is selected with the  $\overline{WE}$  input. A logic HIGH on  $\overline{WE}$  dictates READ mode while a logic LOW on  $\overline{WE}$  dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the

18-Pin DIP		2	0-Pin ZIF	•
D   1		A9 Q D RAS NC A0 A2 Vcc A5 A7	3 = 5 = 4	CAS Vss WE A10* NC A1 A3 A4 A6
D WE RAS NC	TT 4	26 CT 25 CT 24 CT 23 CT	ng Vss Q CAS NC A9	
	555 9 555 10	18 CCC 17 CCC	A8 A7	

falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. If  $\overline{WE}$  goes LOW prior to  $\overline{CAS}$  going LOW, the output pin remains open (High-Z) until the next  $\overline{CAS}$  cycle. If  $\overline{WE}$  goes LOW after data reaches the output pin, Q is activated and retains the selected cell data as long as  $\overline{CAS}$  remains LOW (regardless of  $\overline{WE}$  or  $\overline{RAS}$ ). This LATE- $\overline{WE}$  pulse results in a READ-WRITE cycle. FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFYWRITE) within a row-address (A0-A10) defined page

boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by  $\overline{RAS}$  followed by a column address strobed-in by  $\overline{CAS}$ .  $\overline{CAS}$  may be toggled-in by holding  $\overline{RAS}$  LOW and strobing-in different column

addresses, thus executing faster memory cycles. Returning


RAS HIGH terminates the FAST PAGE MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle

and decreases chip current to a reduced standby level. Also,

the chip is preconditioned for the next cycle during the  $\overline{RA}$  SHIGH time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{RAS}$  cycle (READ, WRITE,  $\overline{RAS}$ -ONLY,  $\overline{CAS}$ -BEFORE- $\overline{RAS}$ , or HIDDEN REFRESH) so that all 1,024 combinations of  $\overline{RAS}$  addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The  $\overline{CAS}$ - BEFORE- $\overline{RAS}$  cycle will invoke the refresh counter for automatic  $\overline{RAS}$  addressing.

# FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE



\*NOTE: WE LOW prior to CAS LOW, EW detection circuit output is a HIGH (EARLY-WRITE)

CAS LOW prior to WE LOW, EW detection circuit output is a LOW (LATE-WRITE)

# **TRUTH TABLE**

					ADDRESSES		DA	TA
FUNCTION		RAS	CAS	WE	<sup>t</sup> R	tC	D (Data In)	Q (Data Out)
Standby		Н	H→X	Х	Х	Х	Don't Care	High-Z
READ		L	L	Н	ROW	COL	Don't Care	Data Out
EARLY-WRITE		L	L	L	ROW	COL	Data In	High-Z
READ-WRITE		L	L	H→L	ROW	COL	Data In	Data Out
FAST-PAGE-MODE	1st Cycle	L	H→L	Н	ROW	COL	Don't Care	Data Out
READ	2nd Cycle	L	H→L	Н	n/a	COL	Don't Care	Data Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	ROW	COL	Data In	High-Z
EARLY-WRITE	2nd Cycle	L	H→L	L	n/a	COL	Data In	High-Z
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	ROW	COL	Data In	Data Out
READ-WRITE	2nd Cycle	L	H→L	H→L	n/a	COL	Data In	Data Out
RAS-ONLY REFRES	Н	L	Н	Х	ROW	n/a	Don't Care	High-Z
HIDDEN	READ	L→H→L	L	Н	ROW	COL	Don't Care	Data Out
REFRESH	WRITE	L→H→L	L	L	ROW	COL	Data In	High-Z
CAS-BEFORE-RAS F	REFRESH	H→L	L	Н	Х	Х	Don't Care	High-Z

# **ABSOLUTE MAXIMUM RATINGS\***

Voltage on any pin Relative to Vss1.0V to	+7.0\
Power Dissipation	1W
Short Circuit Output Current	
Lead Temperature (Soldering 5 Seconds)	270°C
Storage Temperature65°C to	+150°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(Notes: 1, 6, 7) (-55°C  $\leq$  T<sub>A</sub>  $\leq$  125°C; Vcc = 5V  $\pm$  10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	Vıн	2.4	Vcc+.5	V	
Input Low (Logic 0) Voltage, All Inputs	VIL	5	0.8	٧	
INPUT LEAKAGE CURRENT Any Input $0V \le VIN \le 5.5V$	lı	-5	5	μΑ	
OUTPUT LEAKAGE CURRENT (Q is Disabled, 0V ≤ Vout ≤ 5.5V) VCC=5.5V	loz	-5	5	μΑ	
OUTPUT LEVELS Output High Voltage (Iout = -5mA)	Vон	2.4		٧	
Output Low Voltage (Iout = -3mA)	Vol		0.4	٧	

				MAX		]	
PARAMETER/CONDITION	SYMBOL	-7	-8	-10	-12	UNITS	NOTES
STANDBY CURRENT (TTL) (RAS = CAS = VIH)	lcc1	4	4	4	4	mA	
STANDBY CURRENT (CMOS) (RAS = CAS = Vcc -0.2V; all other inputs = Vcc -0.2V)	Icc2	2	2	2	2	mA	
OPERATING CURRENT: Random READ/WRITE Average Power-Supply Current (RAS, CAS, Address Cycling: <sup>t</sup> RC = <sup>t</sup> RC (MIN))	Іссз	85	75	65	65	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average Power-Supply Current (RAS = VIL, CAS, Address Cycling: <sup>†</sup> PC = <sup>†</sup> PC (MIN))	Icc4	60	50	45	40	mA	3, 4
REFRESH CURRENT: RAS-ONLY Average Power-Supply Current (RAS Cycling, CAS = V <sub>IH</sub> : <sup>t</sup> RC = <sup>t</sup> RC (MIN))	lcc5	85	75	65	65	mA	3
REFRESH CURRENT: CAS-BEFORE-RAS  Average Power-Supply Current (RAS, CAS, Address Cycling: <sup>t</sup> RC = <sup>t</sup> RC (MIN))	Icc6	85	75	65	65	mA	3, 5

# **CAPACITANCE**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10, D	C <sub>11</sub>		7	pF	2
Input Capacitance: RAS, CAS, WE	C <sub>12</sub>		7	pF	2
Output Capacitance: Q	Со		8	pF	2

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (-55°C  $\leq$  T<sub>C</sub>  $\leq$  125; Vcc = 5V  $\pm$  10%)

AC CHARACTERISTICS			-7	-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	tRC	130		150		180		220		ns	
READ-WRITE cycle time	tRWC	155		175		210		255		ns	
FAST-PAGE-MODE READ	<sup>t</sup> PC	40		45		55		70		ns	
or WRITE cycle time											
FAST-PAGE-MODE READ-WRITE	<sup>t</sup> PRWC	65		70		85		140		ns	
cycle time											
Access time from RAS	tRAC		70		80		90		120	ns	14
Access time from CAS	<sup>t</sup> CAC		20		20		25		30	ns	15
Access time from column address	<sup>t</sup> AA		35		40		45		60	ns	
Access time from CAS precharge	<sup>t</sup> CPA		35		40		45		60	ns	
RAS pulse width	tRAS	70	10,000	80	10,000	100	10,000	120	100,000	ns	
RAS pulse width (FAST PAGE MODE)	<sup>t</sup> RASP	70	100,000	80	100,000	100	100,000	120	100,000	ns	
RAS hold time	tRSH	20		20		25		30		ns	
RAS precharge time	t <sub>RP</sub>	50		60		70		90		ns	
CAS pulse width	tCAS	20	10,000	20	10,000	25	10,000	30	10,000	ns	
CAS hold time	tCSH	70		80		100		120		ns	
CAS precharge time	<sup>t</sup> CPN	10		10		12		15		ns	16
CAS precharge time (FAST PAGE MODE)	<sup>t</sup> CP	10		10		12		15		ns	
RAS to CAS delay time	tRCD	20	50	20	60	25	75	25	90	ns	17
CAS to RAS precharge time	<sup>t</sup> CRP	5		5		5		10		ns	
Row address setup time	tASR	0		0		0		0		ns	
Row address hold time	<sup>t</sup> RAH	10		10		15		15		ns	
RAS to column	<sup>t</sup> RAD	15	35	15	40	20	50	20	60	ns	18
address delay time											
Column address setup time	tASC	0		0		0		0		ns	
Column address hold time	<sup>t</sup> CAH	15		20		25		25		ns	
Column address hold time	<sup>t</sup> AR	50		60		70		85		ns	
(referenced to RAS)											
Column address to	tRAL.	35		40		50		60		ns	
RAS lead time											
Read command setup time	tRCS	0		0		0		0		ns	
Read command hold time	tRCH	0		0		0		0		ns	19
(referenced to CAS)											
Read command hold time	tRRH	0		0		0		0		ns	19
(referenced to RAS)											
CAS to output in Low-Z	tCLZ	0		0		0		0		ns	
Output buffer turn-off delay	<sup>t</sup> OFF	0	20	0	20	0	20	0	20	ns	20
WE command setup time	tWCS	0		0		0		0		ns	21

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (-55°C  $\leq$   $T_{C}$   $\leq$  125; Vcc = 5V  $\pm$  10%)


AC CHARACTERISTICS		-7	7	_	8	Ι.	10	-1	2		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	tWCH	15		15		20		25		ns	
Write command hold time (referenced to RAS)	tWCR	50		60		70		85		ns	
Write command pulse width	tWP	15		15		20		25		ns	
Write command to RAS lead time	<sup>t</sup> RWL	20		20		25		30		ns	
Write command to CAS lead time	tCWL	20		20		25		30		ns	
Data-in setup time	tDS	0		0		0		0		ns	22
Data-in hold time	<sup>t</sup> DH	12		15		18		25		ns	22
Data-in hold time (referenced to RAS)	<sup>t</sup> DHR	50		60		70		90		ns	
RAS to WE delay time	<sup>t</sup> RWD	70		80		100		120		ns	21
Column address to WE delay time	<sup>t</sup> AWD	35		40		50		60		ns	21
CAS to WE delay time	tCWD	20		20		25		30		ns	21
Transition time (rise or fall)	tΤ	3	50	3	50	3	50	3	50	ns	
Refresh period (1,024 cycles)	tREF		16		16		16		16	ms	
RAS to CAS precharge time	<sup>t</sup> RPC	0		0		0		0		ns	
CAS setup time (CAS-BEFORE-RAS REFRESH)	<sup>t</sup> CSR	10		10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS REFRESH)	<sup>t</sup> CHR	10		15		20		25		ns	5
WE hold time (CAS-BEFORE-RAS REFRESH)	tWRH	10		10		10		10		ns	24, 25
WE setup time (CAS-BEFORE-RAS REFRESH)	tWRP	10		10		10		10		ns	24, 25
WE hold time (WCBR test cycle)	tWTH	10		10		10		10		ns	24, 25
WE setup time (WCBR test cycle)	tWTS	10		10		10		10		ns	24, 25

# **NOTES**


- 1. All voltages referenced to Vss.
- 2. This parameter is sampled, not 100% tested. Capacitance is measured with Vcc = 5V, f = 1 MHz at less than 50mVrms,  $T_A = 25^{\circ}C \pm 3^{\circ}C$ , Vbias = 2.4V applied to each input and output individually with remaining inputs and outputs open.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates.
   Specified values are obtained with minimum cycle time and the output open.
- 5. Enables on-chip refresh and address counters.
- 6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (-55°C  $\leq$  T<sub>A</sub>  $\leq$  125°C) is assured.
- 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS-ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
- 8. AC characteristics assume  ${}^{t}T = 5$ ns.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 11. If  $\overline{CAS} = V_{IH}$ , data output is High-Z.
- 12. If  $\overline{CAS} = VIL$ , data output may contain data from the last valid READ cycle.
- Measured with a load equivalent to 2 TTL gates and 100pF.
- 14. Assumes that <sup>t</sup>RCD < <sup>t</sup>RCD (MAX). If <sup>t</sup>RCD is greater than the maximum recommended value shown in this table, <sup>t</sup>RAC will increase by the amount that <sup>t</sup>RCD exceeds the value shown.
- 15. Assumes that  ${}^{t}RCD \ge {}^{t}RCD$  (MAX).
- 16. If <del>CAS</del> is LOW at the falling edge of <del>RAS</del>, Q will be maintained from the previous cycle. To initiate a new

- cycle and clear the data-out buffer,  $\overline{CAS}$  must be pulsed HIGH for <sup>t</sup>CPN.
- 17. Operation within the <sup>t</sup>RCD (MAX) limit ensures that <sup>t</sup>RAC (MAX) can be met. <sup>t</sup>RCD (MAX) is specified as a reference point only; if <sup>t</sup>RCD is greater than the specified <sup>t</sup>RCD (MAX) limit, then access time is controlled exclusively by <sup>t</sup>CAC.
- 18. Operation within the <sup>t</sup>RAD (MAX) limit ensures that <sup>t</sup>RCD (MAX) can be met. <sup>t</sup>RAD (MAX) is specified as a reference point only; if <sup>t</sup>RAD is greater than the specified <sup>t</sup>RAD (MAX) limit, then access time is controlled exclusively by <sup>t</sup>AA.
- 19. Either <sup>t</sup>RCH or <sup>t</sup>RRH must be satisfied for a READ cycle.
- 20. <sup>t</sup>OFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to Voh or Vol.
- 21. ¹WCS, ¹RWD, ¹AWD and ¹CWD are restrictive operating parameters in LATE WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If ¹WCS ≥ ¹WCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ¹RWD ≥ ¹RWD (MIN), ¹AWD ≥ ¹AWD (MIN) and ¹CWD ≥ ¹CWD (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the cycle is a LATE-WRITE and the state of Q is indeterminate (at access time and until CAS goes back to Vih).
- 22. These parameters are referenced to <del>CAS</del> leading edge in EARLY-WRITE cycles and <del>WE</del> leading edge in LATE-WRITE or READ-WRITE cycles.
- 23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$ .
- 24. WTS and tWTH are set up and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of tWRP and tWRH in the CBR REFRESH cycle.
- 25. JEDEC test mode only.


# READ CYCLE




# **EARLY-WRITE CYCLE**




# READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)



# **FAST-PAGE-MODE READ CYCLE**




# **FAST-PAGE-MODE EARLY-WRITE CYCLE**




# FAST-PAGE-MODE READ-WRITE CYCLE

(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




# **RAS-ONLY REFRESH CYCLE**

(ADDR = A0-A9; A10 and  $\overline{WE}$  = DON'T CARE)




# **CAS-BEFORE-RAS REFRESH CYCLE**

(A0-A10 = DON'T CARE)



# **HIDDEN REFRESH CYCLE 23**

 $(\overline{WE} = HIGH)$ 



# 4 MEG POWER-UP AND REFRESH CONSTRAINTS

The EIA/JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

# REFRESH

The most commonly used refresh mode of the 1 Meg is the CBR ( $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ) REFRESH cycle. The CBR for the 1 Meg specifies the  $\overline{\text{WE}}$  pin as a "don't care." The 4 Meg, on the other hand, specifies the CBR REFRESH mode with the  $\overline{\text{WE}}$  pin held at a voltage HIGH level.


A CBR cycle with WE LOW will put the 4 Meg into the JEDEC specified test mode (WCBR).

### **POWER-UP**

The 4 Meg JEDEC test mode constraint may introduce another problem. The 1 Meg POWER-UP cycle requires a 100 $\mu$ s delay followed by any eight  $\overline{RAS}$  cycles. The 4 Meg POWER-UP is more restrictive in that eight  $\overline{RAS}$ -ONLY or CBR REFRESH ( $\overline{WE}$  held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a  $\overline{RAS}$ -ONLY or a CBR REFRESH cycle ( $\overline{WE}$  held HIGH).

# **SUMMARY**

- The 1 Meg CBR REFRESH allows the WE pin to be "don't care" while the 4 Meg CBR requires WE to be HIGH
- The eight RAS wake-up cycles on the 1 Meg may be any valid RAS cycle while the 4 Meg may only use RAS-ONLY or CBR REFRESH cycles (WE held HIGH).



### COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR

# **ELECTRICAL TEST REQUIREMENTS**

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (per Method 5005, Table I)
INTERIM ELECTRICAL (PRE-BURN-IN) TEST PARAMETERS (Method 5004)	2, 8A, 10
FINAL ELECTRICAL TEST PARAMETERS (Method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
GROUP A TEST REQUIREMENTS (Method 5005)	1, 2, 3, 4**, 7, 8, 9, 10, 11
GROUP C AND D END-POINT ELECTRICAL PARAMETERS (Method 5005)	1, 2, 3, 7, 8, 9, 10, 11

<sup>\*</sup> PDA applies to subgroups 1 and 7.

<sup>\*\*</sup> Subgroup 4 shall be measured only for initial qualification and after process or design changes, which may affect input or output capacitance.