## 8-Bit, 30MHz Sampling ANALOG-TO-DIGITAL CONVERTER

## FEATURES

- +3V TO +5V SUPPLY OPERATION
- INTERNAL REFERENCE
- SINGLE-ENDED INPUT RANGE: 1V to 2V
- LOW POWER: 66 mW at +3 V
- HIGH SNR: 46dB
- LOW DNL: 0.4LSB
- 28-LEAD SSOP PACKAGE


## APPLICATIONS

- BATTERY POWERED EQUIPMENT
- CAMCORDERS
- PORTABLE TEST EQUIPMENT
- COMPUTER SCANNERS
- COMMUNICATIONS


## DESCRIPTION

The ADS930 is a high speed pipelined analog-todigital converter specified to operate from nominal +3 V or +5 V power supplies with tolerances of up to $10 \%$. This complete converter includes a high bandwidth track/hold, a 8-bit quantizer and an internal reference.

The ADS930 employs digital error correction techniques to provide excellent differential linearity for demanding imaging applications. Its low distortion and high SNR give the extra margin needed for telecommunications, video and test instrumentation applications.
This high performance A/D converter is specified for performance at a 30 MHz sampling rate. The ADS 930 is available in a 28 -lead SSOP package.


## SPECIFICATIONS

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+3 \mathrm{~V}$, Single-ended Input and Sampling Rate $=30 \mathrm{MHz}$, unless otherwise specified.

| PARAMETER | CONDITIONS | TEMP | ADS930E |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| RESOLUTION <br> Specified Temperature Range | Ambient Air |  | -40 | 8 | +85 | $\begin{aligned} & \text { Bits } \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| ANALOG INPUT <br> Differential Full Scale Input Range Single-Ended Full Scale Input Range Common-mode Voltage Analog Input Bias Current Input Impedance | $\begin{aligned} & 0.5 \mathrm{Vp}-\mathrm{p} \\ & 1 \mathrm{Vp}-\mathrm{p} \end{aligned}$ |  | $\begin{gathered} 1.25 \\ 1.0 \end{gathered}$ | $\begin{gathered} 1.5 \\ 1 \\ 1.25 \text { \|\| } 5 \end{gathered}$ | $\begin{gathered} 1.75 \\ 2.0 \end{gathered}$ | $\begin{gathered} V \\ V \\ V \\ \mu \mathrm{~A} \\ \mathrm{M} \Omega \\| \mathrm{pF} \end{gathered}$ |
| DIGITAL INPUTS <br> Logic Family <br> High Input Voltage, $\mathrm{V}_{\mathrm{IH}}$ <br> Low Input Voltage, $\mathrm{V}_{\mathrm{IL}}$ <br> High Input Current, $\mathrm{I}_{\mathrm{H}}$ <br> Low Input Current, ILL <br> Input Capacitance |  | Full |  | T Compatible $\begin{gathered} \pm 10 \\ \pm 10 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{OS} \\ & \mathrm{~V}_{\mathrm{DD}} \\ & 0.8 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mathrm{pF} \end{gathered}$ |
| CONVERSION CHARACTERISTICS <br> Start Conversion <br> Sample Rate <br> Data Latency |  | Full |  | dge of Conver | $\begin{aligned} & \text { ock } \\ & 20 \mathrm{M} \end{aligned}$ | Samples/s Clk Cyc |
| DYNAMIC CHARACTERISTICS <br> Differential Linearity Error $\begin{aligned} & \mathrm{f}=500 \mathrm{kHz} \\ & \mathrm{f}=12 \mathrm{MHz} \end{aligned}$ <br> No Missing Codes <br> Integral Nonlinearity Error, $f=500 \mathrm{kHz}$ <br> Spurious Free Dynamic Range ${ }^{(1)}$ <br> $\mathrm{f}=500 \mathrm{kHz}(-1 \mathrm{dBFS}$ input) <br> $\mathrm{f}=12 \mathrm{MHz}(-1 \mathrm{~dB}$ input) <br> Two-Tone Intermodulation Distortion ${ }^{(3)}$ <br> $\mathrm{f}=3.4 \mathrm{MHz}$ and $3.5 \mathrm{MHz}(-7 \mathrm{dBFS}$ each tone) <br> Signal-to-Noise Ratio (SNR) <br> $\mathrm{f}=500 \mathrm{kHz}$ ( -1 dBFS input) <br> $\mathrm{f}=12 \mathrm{MHz}(-1 \mathrm{dBFS}$ input) <br> Signal-to-(Noise + Distortion) (SINAD) <br> $\mathrm{f}=500 \mathrm{kHz}$ ( -1 dBFS input) <br> $\mathrm{f}=3.58 \mathrm{MHz}$ ( -1 dBFS input) <br> $\mathrm{f}=12 \mathrm{MHz}(-1 \mathrm{dBFS}$ input) <br> Differential Gain Error <br> Differential Phase Error <br> Output Noise <br> Aperture Delay Time <br> Aperture Jitter <br> Analog Input Bandwidth <br> Small Signal <br> Full Power <br> Overvoltage Recovery Time ${ }^{(4)}$ | Largest Code Error <br> Largest Code Error <br> NTSC, PAL NTSC, PAL Input Grounded <br> -20dBFS Input OdBFS Input | Full <br> Full <br> Full <br> Full <br> Full <br> Full <br> Full <br> Full <br> Full <br> Full <br> Full | $\begin{aligned} & 46 \\ & 46 \end{aligned}$ <br> 44 <br> 44 <br> 43 <br> 42 <br> 42 | $\pm 0.4$ $\pm 0.4$ Guaranteed $\pm 1.0$ 51 50 54 46 46 45 45 45 2.3 1 0.2 2 7 350 100 2 | $\begin{gathered} \pm 1 \\ \pm 1 \\ \\ \pm 2.5 \end{gathered}$ | LSB <br> LSB <br> LSB <br> dBFS(2) <br> dBFS <br> dBc <br> dB <br> dB <br> dB <br> dB <br> dB <br> \% <br> degrees LSBs rms ns ps rms <br> MHz <br> MHz <br> ns |
| DIGITAL OUTPUTS <br> Logic Family <br> Logic Coding <br> High Output Voltage, $\mathrm{V}_{\mathrm{OH}}$ <br> Low Output Voltage, $\mathrm{V}_{\mathrm{OL}}$ <br> 3-State Enable Time <br> 3-State Disable Time Internal Pull-Down <br> Power-Down Enable Time Power-Down Disable Time Internal Pull-Down | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ $\begin{aligned} & \overline{\mathrm{OE}}=\mathrm{L} \\ & \overline{\mathrm{OE}}=\mathrm{H} \end{aligned}$ <br> PwrDn $=\mathrm{L}$ <br> PwrDn $=\mathrm{H}$ |  | +2.4 | TTL/HCT ight Offset Bin $\begin{gathered} 20 \\ 2 \\ 50 \\ 133 \\ 18 \\ 50 \end{gathered}$ | $\begin{gathered} \mathrm{LV}_{\mathrm{DD}} \\ 0.4 \\ 40 \\ 10 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \mathrm{ks} \Omega \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \mathrm{ks} \Omega \end{gathered}$ |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## SPECIFICATIONS (CONT)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+3 \mathrm{~V}$, Single-ended Input and Sampling Rate $=30 \mathrm{MHz}$, unless otherwise specified.

| PARAMETER | CONDITIONS | TEMP | ADS930E |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| ACCURACY <br> Gain Error Input Offset <br> Power Supply Rejection (Gain) Power Supply Rejection (Offset) Internal Positive Reference Voltage Internal Negative Reference Voltage | Referred to Ideal Midscale $\Delta V_{S}=+10 \%$ | Full <br> Full <br> Full <br> Full <br> Full <br> Full | $\begin{aligned} & 42 \\ & 42 \end{aligned}$ | $\begin{gathered} 5.9 \\ \pm 10 \\ 56 \\ 56 \\ +1.75 \\ +1.25 \end{gathered}$ | $\begin{gathered} 10 \\ \pm 60 \end{gathered}$ | $\begin{gathered} \% \mathrm{FS} \\ \mathrm{mV} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~V} \\ \mathrm{~V} \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS <br> Supply Voltage: $+\mathrm{V}_{\mathrm{S}}$ <br> Supply Current: +IS <br> Power Dissipation <br> Power Dissipation (Power Down) <br> Thermal Resistance, $\theta_{\mathrm{JA}}$ <br> 28-Lead SSOP | $\begin{gathered} \text { Operating } \\ \text { Operating, }+3 \mathrm{~V} \\ \text { Operating, }+3 \mathrm{~V} \\ \text { Operating, }+5 \mathrm{~V} \\ \text { Operating, }+3 \mathrm{~V} \\ \text { Operating, }+5 \mathrm{~V} \end{gathered}$ | Full <br> Full <br> Full <br> Full <br> Full <br> Full | +2.7 | $\begin{gathered} +3.0 \\ 22 \\ 66 \\ 168 \\ 10 \\ 15 \\ \\ 50 \end{gathered}$ | $+5.25$ <br> 84 | V <br> mA <br> mW <br> mW <br> mW <br> mW <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES: (1) Spurious Free Dynamic Range refers to the magnitude of the largest harmonic. (2) dBFS means dB relative to full scale. (3) Two-tone intermodulation distortion is referred to the largest fundamental tone. This number will be 6 dB higher if it is referred to the magnitude of the two-tone fundamental envelope. (4) No "Rollover" of bits.

## ABSOLUTE MAXIMUM RATINGS



## PACKAGE/ORDERING INFORMATION

|  |  | PACKAGE <br> DRAWING | TEMPERATURE |
| :--- | :---: | :---: | :---: |
| PRODUCT | PACKAGE | NUMBER ${ }^{(1)}$ | RANGE |
| ADS930E | 28 -Lead SSOP | 324 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

## - ELECTROSTATIC (IIA DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN CONFIGURATION


PIN DESCRIPTIONS

| PIN | DESIGNATOR | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | $+\mathrm{V}_{\text {S }}$ | Analog Supply |
| 2 | $L V_{D D}$ | Output Logic Driver Supply Voltage |
| 3 | NC | No Connection |
| 4 | NC | No Connection |
| 5 | Bit 8 (LSB) | Data Bit 8 (D7) |
| 6 | Bit 7 | Data Bit 7 (D6) |
| 7 | Bit 6 | Data Bit 6 (D5) |
| 8 | Bit 5 | Data Bit 5 (D4) |
| 9 | Bit 4 | Data Bit 4 (D3) |
| 10 | Bit 3 | Data Bit 3 (D2) |
| 11 | Bit 2 | Data Bit 2 (D1) |
| 12 | Bit 1(MSB) | Data Bit 1 (D0) |
| 13 | GND | Analog Ground |
| 14 | GND | Analog Ground |
| 15 | CLK | Convert Clock Input |
| 16 | $\overline{\mathrm{OE}}$ | Output Enable, Active Low |
| 17 | Pwrdn | Power Down Pin |
| 18 | $+\mathrm{V}_{\text {S }}$ | Analog Supply |
| 19 | GND | Analog Ground |
| 20 | GND | Analog Ground |
| 21 | LpBy | Positive Ladder Bypass |
| 22 | NC | No Connection |
| 23 | $1 \mathrm{~V}_{\text {REF }}$ | 1V Reference Output |
| 24 | $\overline{\mathrm{N}}$ | Complementary Input |
| 25 | LnBy | Negative Ladder Bypass |
| 26 | CM | Common-Mode Voltage Output |
| 27 | $+\mathrm{IN}$ | Analog Input |
| 28 | $+\mathrm{V}_{S}$ | Analog Supply |

TIMING DIAGRAM


| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {CONV }}$ | Convert Clock Period | 33 |  | $100 \mu \mathrm{~s}$ | ns |
| $\mathrm{t}_{\mathrm{L}}$ | Clock Pulse Low | 15.5 | 16.5 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Clock Pulse High | 15.5 | 16.5 |  | ns |
| $\mathrm{t}_{\mathrm{D}}$ | Aperture Delay |  | 2 |  | ns |
| $\mathrm{t}_{1}$ | Data Hold Time, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | 3.9 |  |  | ns |
| $\mathrm{t}_{2}$ | New Data Delay Time, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \max$ |  |  | 12 | ns |

## TYPICAL PERFORMANCE CURVES

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+3 \mathrm{~V}$, Single-ended Input and Sampling Rate $=30 \mathrm{MHz}$, unless otherwise specified.







## TYPICAL PERFORMANCE CURVES (CONT)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+3 \mathrm{~V}$, Single-ended Input and Sampling Rate $=30 \mathrm{MHz}$, unless otherwise specified.







## TYPICAL PERFORMANCE CURVES (CONT)

At $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=+3 \mathrm{~V}$, Single-ended Input and Sampling Rate $=30 \mathrm{MHz}$, unless otherwise specified.



## THEORY OF OPERATION

The ADS930 is a high speed sampling analog-to-digital converter that utilizes a pipeline architecture. The fully differential topology and digital error correction guarantee 8 -bit resolution. The track/hold circuit is shown in Figure 1. The switches are controlled by an internal clock which has a non-overlapping two phase signal, $\phi 1$ and $\phi 2$. At the sampling time the input signal is sampled on the bottom plates of the input capacitors. In the next clock phase, $\phi 2$, the bottom plates of the input capacitors are connected together and the feedback capacitors are switched to the op amp output. At this time the charge redistributes between $\mathrm{C}_{\mathrm{I}}$ and $\mathrm{C}_{\mathrm{H}}$, completing one track/hold cycle. The differential output is a held DC representation of the analog input at the sample time. In the normal mode of operation, the complementary input is tied to the common-mode voltage. In this case, the track/hold circuit converts a single-ended input signal into a fully differential signal for the quantizer. Consequently, the input signal gets amplified by a gain or two, which improves the signal-to-noise performance. Other parameters such as small-signal and full-power bandwidth, and wideband noise are also defined in this stage.


FIGURE 1. Input Track/Hold Configuration with Timing Signals.


FIGURE 2. Pipeline A/D Architecture.

The pipelined quantizer architecture has 7 stages with each stage containing a two-bit quantizer and a two bit digital-to-analog converter, as shown in Figure 2. Each two-bit quantizer stage converts on the edge of the sub-clock, which is the same frequency of the externally applied clock. The output of each quantizer is fed into its own delay line to time-align it with the data created from the subsequent quantizer stages. This aligned data is fed into a digital error correction circuit which can adjust the output data based on the information found on the redundant bits. This technique provides the ADS930 with excellent differential linearity and guarantees no missing codes at the 8 -bit level.
The ADS930 includes an internal reference circuit that provides the bias voltages for the internal stages (for details see "Internal Reference"). A midpoint voltage is established by the built-in resistor ladder which is made available at pin 26 "CM". This voltage can be used to bias the inputs up to the recommended common-mode voltage or to level shift the input driving circuitry. The ADS930 can be used in both a single-ended or differential input configuration. When operated in single-ended mode, the reference midpoint (pin 26) should be tied to the inverting input, pin 24.

To accommodate a bipolar signal swing, the ADS930 operates with a common-mode voltage $\left(\mathrm{V}_{\mathrm{CM}}\right)$ which is derived from the internal references. Due to the symmetric resistor ladder inside the $\mathrm{ADS} 930, \mathrm{~V}_{\mathrm{CM}}$ is situated between the top and bottom reference voltage. Equation (1) can be used for calculating the common-mode voltage level.

$$
\begin{equation*}
\mathrm{V}_{\mathrm{CM}}=(\mathrm{REFT}+\mathrm{REFB}) / 2 \tag{1}
\end{equation*}
$$

## APPLICATIONS

## DRIVING THE ANALOG INPUTS

Figure 3 shows an example of an ac-coupled, single-ended interface circuit using high-speed op amps which operate on dual supplies (OPA650, OPA658). The mid-point reference voltage, $\left(\mathrm{V}_{\mathrm{CM}}\right)$, biases the bipolar, ground-referenced input
signal. The capacitor $C_{1}$ and resistor $\mathrm{R}_{1}$ form a high-pass filter with the -3 dB frequency set at

$$
\begin{equation*}
\mathrm{f}_{-3 \mathrm{~dB}}=1 /\left(2 \pi \mathrm{R}_{1} \mathrm{C}_{1}\right) \tag{2}
\end{equation*}
$$

The values for $\mathrm{C}_{1}$ and $\mathrm{R}_{1}$ are not critical in most applications and can be set freely. The values shown in Figure 3 correspond to a corner frequency of 1.6 kHz .
Figure 4 depicts a circuit that can be used in single-supply applications. The mid-reference biases the op amp up to the appropriate common-mode voltage, for example $\mathrm{V}_{\mathrm{CM}}=$ +1.5 V . With the use of capacitor $\mathrm{C}_{\mathrm{G}}$, the DC gain for the non-inverting op amp input is set to $+1 \mathrm{~V} / \mathrm{V}$. As a result, the transfer function is modified to

$$
\begin{equation*}
\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{IN}}\left\{\left(1+\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\mathrm{G}}\right)+\mathrm{V}_{\mathrm{CM}}\right\} \tag{3}
\end{equation*}
$$

Again, the input coupling capacitor $\mathrm{C}_{1}$ and resistor $\mathrm{R}_{1}$ form a high-pass filter. At the same time, the input impedance is defined by $\mathrm{R}_{1}$. Resistor $\mathrm{R}_{\mathrm{S}}$ isolates the op amp's output from the capacitive load to avoid gain peaking or even oscillation. It can also be used to establish a defined bandwidth to reduce the wideband noise. Its value is usually between $10 \Omega$ and $100 \Omega$.


FIGURE 3. AC-Coupled Driver.


FIGURE 4. Interface Circuit Example Using the Voltage Feedback Amplifier OPA680.

## DC-COUPLED INTERFACE CIRCUIT

Figure 5 illustrates an example of a DC-coupled interface circuit using one high-speed op amp to level-shift the groundreferenced input signal. This serves to condition it for the input requirements of the ADS930. With a +3 V supply the input signal swings 1 V p-p centered around a typical com-mon-mode voltage of +1.5 V . This voltage can be derived from the internal bottom reference (REFB) and then fed back through a resistor divider $\left(\mathrm{R}_{1}, \mathrm{R}_{2}\right)$ to level-shift the driving op amp ( $A_{1}$ ). A capacitor across $\mathrm{R}_{2}$ will shunt most of the wideband noise to ground. Depending on the configured gain, the values of resistors $R_{1}$ and $R_{2}$ must be adjusted since the offsetting voltage ( $\mathrm{V}_{\mathrm{OS}}$ ) is amplified by the noninverting gain, $1+\left(\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\mathrm{IN}}\right)$. This example assumes the sum of $R_{1}$ and $R_{2}$ to be $5 \mathrm{k} \Omega$, drawing only $250 \mu \mathrm{~A}$ from the bottom reference. Considerations for the selection of a proper op amp should include its output swing, input com-mon-mode range, and bias current. This circuit can easily be modified for $\mathrm{a}+5 \mathrm{~V}$ operation of the $\mathrm{A} / \mathrm{D}$ converter, requiring a higher common-mode level $(+2.5 \mathrm{~V})$.

## INTERNAL REFERENCE

The ADS930 features an internal reference that provides fixed reference voltages for the internal stages. As shown in

Figure 6, each end of the resistor ladder (REFT and REFB) are driven by a buffer amplifier. The ladder has a nominal resistance of $4 \mathrm{k} \Omega( \pm 15 \%)$. The two outputs of the buffers are brought out at pin 21 (LpBy) and pin 25 (LnBy), primarily to connect external bypass capacitors, typically $0.1 \mu \mathrm{~F}$. They will shunt the high frequency switching noise that is fed back into the reference circuit and improve the performance. The buffers can drive limited external loads, for example level-shifting of the converter's interface circuit. However, the current draw should be limited to approximately 1 mA .
Derived from the top reference of +1.75 V is an additional voltage of +1.0 V . Note that this voltage, available on pin 23 , is not buffered and care should be taken when external loads are applied. In normal operation, this pin is left unconnected and no bypassing components are required.

## CLOCK INPUT

The clock input of the ADS930 is designed to accommodate either +5 V or +3 V CMOS logic levels. To drive the clock input with a minimum amount of duty cycle variation and support the maximum sampling rate (30MSPS), high speed or advanced CMOS logic should be used (HC/HCT, AC/ $\mathrm{ACT})$. When digitizing at high sampling rates, a $50 \%$ duty cycle, along with fast rise and fall times ( 2 ns or less), are


FIGURE 5. Single-supply, DC-coupled Interface Circuit.


FIGURE 6. Internal Reference Structure and Recommended Reference Bypassing.
recommended to meet the rated performance specifications. However, the ADS930 performance is tolerant to duty cycle variations of as much as $\pm 10 \%$, which should not affect the performance. For applications operating with input frequencies up to Nyquist ( $\mathrm{f}_{\mathrm{CLK}} / 2$ ) or undersampling applications, special considerations must be made to provide a clock with very low jitter. Clock jitter leads to aperture jitter $\left(\mathrm{t}_{\mathrm{A}}\right)$ which can be the ultimate limitation in achieving good SNR performance. Equation (4) shows the relationship between aperture jitter, input frequency and the signal-to-noise ratio:

$$
\begin{equation*}
\mathrm{SNR}=20 \log 10\left[1 /\left(2 \pi \mathrm{f}_{\mathrm{IN}} \mathrm{t}_{\mathrm{A}}\right)\right] \tag{4}
\end{equation*}
$$

| SINGLE-ENDED INPUT $\text { ( } \overline{\mathrm{N}}=1.5 \mathrm{~V} D \mathrm{C})$ | ```STRAIGHT OFFSET BINARY (SOB) PIN 12 FLOATING or LO``` |
| :---: | :---: |
| +FS ( $\mathrm{IN}=+2 \mathrm{~V}$ ) | 11111111 |
| +FS -1LSB | 11111111 |
| +FS -2LSB | 11111110 |
| +3/4 Full Scale | 11100000 |
| +1/2 Full Scale | 11000000 |
| +1/4 Full Scale | 10100000 |
| +1LSB | 10000001 |
| Bipolar Zero ( $\mathrm{IN}+1.5 \mathrm{~V}$ ) | 10000000 |
| -1LSB | 01111111 |
| -1/4 Full Scale | 01100000 |
| -1/2 Full Scale | 01000000 |
| -3/4 Full Scale | 00100000 |
| -FS +1LSB | 00000001 |
| -FS ( $\mathrm{IN}=+1 \mathrm{~V}$ ) | 00000000 |

TABLE I. Coding Table for the ADS930.

## DIGITAL OUTPUTS

There is a 5.0 clock cycle data latency from the start convert signal to the valid output data. The standard output coding is Straight Offset Binary where a full scale input signal corresponds to all " 1 's" at the output. The digital outputs of the ADS930 can be set to a high impedance state by driving the $\overline{\mathrm{OE}}$ (pin 16) with a logic "HI". Normal operation is achieved with pin 16 "LO" or Floating due to internal pulldown resistors. This function is provided for testability purposes but is not recommended to be used dynamically.

The digital outputs of the ADS930 are standard CMOS stages and designed to be compatible to both high speed TTL and CMOS logic families. The logic thresholds are for low-voltage CMOS: $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$, which allows the ADS930 to directly interface to 3V-logic. The digital output driver of the ADS930 uses a dedicated digital supply pin (pin 2, $L V^{\text {DD }}$ ) see Figure 7. By adjusting the voltage on $\mathrm{LV}_{\mathrm{DD}}$, the digital output levels will vary respectively. It is


FIGURE 7. Independent Supply Connection for Output Stage.
recommended to limit the fan-out to one in order to keep the capacitive loading on the data lines below the specified 15 pF . If necessary, external buffers or latches may be used to provide the added benefit of isolating the $\mathrm{A} / \mathrm{D}$ converter from any digital activities on the bus coupling back high frequency noise which degrades the performance.

## POWER-DOWN MODE

The ADS930's low power consumption can be reduced even further by initiating a power-down mode. For this, the Power Down Pin (Pin 17) must be tied to a logic "High" reducing the current drawn from the supply by approximately $70 \%$. In normal operation, the power-down mode is disabled by an internal pull-down resistor ( $50 \mathrm{k} \Omega$ ).
During power-down, the digital outputs are set in 3 -state. With the clock applied, the converter does not accurately process the sampled signal. After removing the power-down condition, the output data from the following 5 clock cycles is invalid (data latency).

## DECOUPLING AND GROUNDING CONSIDERATIONS

The ADS930 has several supply pins, one of which is dedicated to supply only the output driver ( $\mathrm{LV}_{\mathrm{DD}}$ ). The remaining supply pins are not divided into analog and digital supply pins since they are internally connected on the chip. For this reason, it is recommended that the converter be treated as an analog component and to power it from the analog supply only. Digital supply lines often carry high levels of noise which can couple back into the converter and limit performance.
Because of the pipeline architecture, the converter also generates high frequency transients and noise that are fed back into the supply and reference lines. This requires that the supply and reference pins be sufficiently bypassed. Figure 8 shows the recommended decoupling scheme for the analog supplies. In most cases $0.1 \mu \mathrm{~F}$ ceramic chip capacitors are adequate to keep the impedance low over a wide frequency range. Their effectiveness largely depends on the proximity to the individual supply pin. Therefore, they should be located as close as possible to the supply pins


FIGURE 8. Recommended Bypassing for Analog Supply Pins.

