



OPA2631

For most current data sheet and other product information, visit www.burr-brown.com

SpeedPLUS™ Dual, Low Power, Single-Supply OPERATIONAL AMPLIFIER


FEATURES

- HIGH BANDWIDTH: 75MHz (G = +2)
- LOW SUPPLY CURRENT: 6mA/ch
- +3V AND +5V OPERATION
- INPUT RANGE INCLUDES GROUND
- 4.8V OUTPUT SWING ON +5V SUPPLY
- HIGH SLEW RATE: 100V/μs
- LOW INPUT VOLTAGE NOISE: 6nV/√Hz

APPLICATIONS

- DIFFERENTIAL RECEIVERS/DRIVERS
- ACTIVE FILTERS
- MATCHED I AND Q CHANNEL AMPLIFIERS
- CCD IMAGING CHANNELS
- LOW POWER ULTRASOUND
- PORTABLE CONSUMER ELECTRONICS

SPICE model available at www.burr-brown.com



DESCRIPTION

The OPA2631 is a dual, low power, voltage-feedback amplifier designed to operate on a single +3V or +5V supply. Operation on ±5V or +10V supplies is also supported. The input range extends below ground and to within 1V of the positive supply. Using complementary common-emitter outputs provides an output swing to within 30mV of ground and 130mV of the positive supply. The high output drive current and low differential gain and phase errors also make it ideal for single-supply consumer video products.

Low distortion operation is ensured by the high gain bandwidth (68MHz) and slew rate (100V/μs), making the OPA2631 an ideal input buffer stage to 3V and 5V CMOS converters. Unlike other low power, single-supply amplifiers, distortion performance improves as the signal swing is decreased. A low 6nV/√Hz input voltage noise supports wide dynamic range operation.

The OPA2631 is available in an industry standard SO-8 package. Where a single channel, single-supply operational amplifier is required, consider the OPA631 and OPA632. Where higher full-power bandwidth and lower distortion are required, consider the OPA2634.

RELATED PRODUCTS

	SINGLES	DUALS
Medium Speed, No Disable With Disable	OPA631 OPA632	OPA2631 —
High Speed, No Disable With Disable	OPA634 OPA635	OPA2634 —

International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111
 Twx: 910-952-1111 • Internet: <http://www.burr-brown.com/> • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS: $V_S = +5V$

At $T_A = 25^\circ C$, $G = +2$, $R_F = 750\Omega$, and $R_L = 150\Omega$ to $V_S/2$, unless otherwise noted.

PARAMETER	CONDITIONS	OPA2631U				UNITS	MIN/ MAX	TEST LEVEL ⁽¹⁾
		TYP	GUARANTEED					
		+25°C	+25°C	0°C to 70°C	-40°C to +85°C			
AC PERFORMANCE (Figure 1)								
Small-Signal Bandwidth	$G = +2, V_O \leq 0.5V_{p-p}$	75	50	40	32	MHz	min	B
	$G = +5, V_O \leq 0.5V_{p-p}$	16	12	10	8.5	MHz	min	B
	$G = +10, V_O \leq 0.5V_{p-p}$	7.6	5.6	4.2	3.7	MHz	min	B
Gain Bandwidth Product	$G \geq +10$	68	51	40	36	MHz	min	B
Peaking at a Gain of +1	$V_O \leq 0.5V_{p-p}$	5	—	—	—	dB	typ	C
Slew Rate	$G = +2, 2V$ Step	100	64	52	47	V/ μs	min	B
Rise Time	0.5V Step	5.3	8.0	11	12.8	ns	max	B
Fall Time	0.5V Step	5.4	7.5	10	11.6	ns	max	B
Settling Time to 0.1%	$G = +2, 1V$ Step	17	28	38	42	ns	max	B
Spurious Free Dynamic Range	$V_O = 2V_{p-p}, f = 5MHz$	44	40	38	35	dB	min	B
	$V_O = 2V_{p-p}, f = 1MHz, R_L = 1k\Omega$	84	68	66	62	dB	min	B
Input Voltage Noise	$f > 1MHz$	6.0	6.8	7.6	7.9	nV/ \sqrt{Hz}	max	B
Input Current Noise	$f > 1MHz$	1.9	2.6	2.9	3.6	pA/ \sqrt{Hz}	max	B
NTSC Differential Gain		0.5	—	—	—	%	typ	C
NTSC Differential Phase		1.2	—	—	—	degrees	typ	C
Channel-to-Channel Isolation	Input Referred, $f = 5MHz$	93	—	—	—	dB	typ	C
DC PERFORMANCE								
Open-Loop Voltage Gain		62	56	50	46	dB	min	A
Input Offset Voltage		2.5	6	8	11	mV	max	A
Average Offset Voltage Drift		—	—	—	50	$\mu V/^\circ C$	max	B
Input Bias Current	$V_{CM} = 2.0V$	11	21	27	40	μA	max	A
Input Offset Current	$V_{CM} = 2.0V$	0.3	1	1.3	2	μA	max	A
Input Offset Current Drift		—	—	—	7	nA/ $^\circ C$	max	B
INPUT								
Least Positive Input Voltage		-0.5	-0.1	-0.1	-0.1	V	max	B
Most Positive Input Voltage		4.0	3.7	3.7	3.5	V	min	A
Common-Mode Rejection Ratio (CMRR)	Input Referred	74	70	68	60	dB	min	A
Input Impedance								
Differential-Mode		10 2.1	—	—	—	k Ω pF	typ	C
Common-Mode		400 1.2	—	—	—	k Ω pF	typ	C
OUTPUT								
Least Positive Output Voltage	$R_L = 1k\Omega$ to 2.5V	0.03	0.06	0.09	0.12	V	max	A
	$R_L = 150\Omega$ to 2.5V	0.16	0.17	0.20	1.7	V	max	A
Most Positive Output Voltage	$R_L = 1k\Omega$ to 2.5V	4.87	4.8	4.7	4.6	V	min	A
	$R_L = 150\Omega$ to 2.5V	4.60	4.4	4.4	3.1	V	min	A
Current Output, Sourcing		80	25	20	5	mA	min	A
Current Output, Sinking		90	38	24	10	mA	min	A
Short-Circuit Current (output shorted to either supply)		100	—	—	—	mA	typ	C
Closed-Loop Output Impedance	Figure 1, $f \leq 50kHz$	0.6	—	—	—	Ω	typ	C
POWER SUPPLY								
Minimum Operating Voltage		—	2.7	2.7	2.7	V	min	A
Maximum Operating Voltage		—	10.5	10.5	10.5	V	max	A
Maximum Quiescent Current	$V_S = +5V$	6	6.4	6.7	6.9	mA/chan	max	A
Minimum Quiescent Current	$V_S = +5V$	6	5.8	5.5	4.8	mA/chan	min	A
Power Supply Rejection Ratio (PSRR)	Input Referred	59	52	49	48	dB	min	A
THERMAL CHARACTERISTICS								
Specification: U		-40 to +85	—	—	—	$^\circ C$	typ	C
Thermal Resistance								
U SO-8		125	—	—	—	$^\circ C/W$	typ	C

NOTE: (1) Test Levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

SPECIFICATIONS: $V_S = +3V$

At $T_A = 25^\circ\text{C}$, $G = +2$, $R_F = 750\Omega$, and $R_L = 150\Omega$ to $V_S/2$, unless otherwise noted.

PARAMETER	CONDITIONS	OPA2631U			UNITS	MIN/ MAX	TEST LEVEL ⁽¹⁾
		TYP	GUARANTEED				
		+25°C	+25°C	0°C to 70°C			
AC PERFORMANCE (Figure 2)							
Small-Signal Bandwidth	$G = +2, V_O \leq 0.5V_{p-p}$	61	45	35	MHz	min	B
	$G = +5, V_O \leq 0.5V_{p-p}$	15	11	9	MHz	min	B
	$G = +10, V_O \leq 0.5V_{p-p}$	7.7	4.6	4.0	MHz	min	B
Gain Bandwidth Product	$G \geq +10$	63	47	34	MHz	min	B
Peaking at a Gain of +1	$V_O \leq 0.5V_{p-p}$	5	—	—	dB	typ	C
Slew Rate	1V Step	95	52	46	V/ μs	min	B
Rise Time	0.5V Step	5.6	9	11.3	ns	max	B
Fall Time	0.5V Step	5.6	9	11.3	ns	max	B
Settling Time to 0.1%	1V Step	40	63	85	ns	max	B
Spurious Free Dynamic Range	$V_O = 1V_{p-p}, f = 5\text{MHz}$	44	37	34	dB	min	B
	$V_O = 1V_{p-p}, f = 1\text{MHz}, R_L = 1k\Omega$	84	67	65	dB	min	B
Input Voltage Noise	$f > 1\text{MHz}$	6.2	7.0	7.8	nV/ $\sqrt{\text{Hz}}$	max	B
Input Current Noise	$f > 1\text{MHz}$	2.0	2.6	2.9	pA/ $\sqrt{\text{Hz}}$	max	B
Channel-to-Channel Isolation	Input Reference, $f = 5\text{MHz}$	93	—	—	dB	typ	C
DC PERFORMANCE							
Open-Loop Voltage Gain		60	54	50	dB	min	A
Input Offset Voltage		0.5	3.5	4	mV	max	A
Average Offset Voltage Drift		—	—	45	$\mu\text{V}/^\circ\text{C}$	max	B
Input Bias Current	$V_{CM} = 1.0V$	12	21	26	μA	max	A
Input Offset Current	$V_{CM} = 1.0V$	0.3	1	1.3	μA	max	A
Input Offset Current Drift		—	—	2	nA/ $^\circ\text{C}$	max	B
INPUT							
Least Positive Input Voltage		-0.5	-0.3	-0.1	V	max	B
Most Positive Input Voltage		2	1.75	1.3	V	min	A
Common-Mode Rejection Ratio (CMRR)	Input Referred	72	66	65	dB	min	A
Input Impedance							
Differential-Mode		10 2.1	—	—	k Ω pF	typ	C
Common-Mode		400 1.2	—	—	k Ω pF	typ	C
OUTPUT							
Least Positive Output Voltage	$R_L = 1k\Omega$ to 1.5V	0.03	0.05	0.05	V	max	A
	$R_L = 150\Omega$ to 1.5V	0.05	0.15	0.16	V	max	A
Most Positive Output Voltage	$R_L = 1k\Omega$ to 1.5V	2.95	2.85	2.84	V	min	A
	$R_L = 150\Omega$ to 1.5V	2.85	2.66	2.60	V	min	A
Current Output, Sourcing		55	21	14	mA	min	A
Current Output, Sinking		55	21	14	mA	min	A
Short Circuit Current (output shorted to either supply)		80	—	—	mA	typ	C
Closed-Loop Output Impedance	Figure 2, $f < 50\text{kHz}$	0.6	—	—	Ω	typ	C
POWER SUPPLY							
Minimum Operating Voltage		—	2.7	2.7	V	min	A
Maximum Operating Voltage		—	10.5	10.5	V	max	A
Maximum Quiescent Current	$V_S = +3V$	5.3	5.7	6.2	mA/chan	max	A
Minimum Quiescent Current	$V_S = +3V$	5.3	5.0	4.8	mA/chan	min	A
Power Supply Rejection Ratio (PSRR)	Input Referred	57	50	48	dB	min	A
THERMAL CHARACTERISTICS							
Specification: U		-40 to +85			$^\circ\text{C}$	typ	C
Thermal Resistance					$^\circ\text{C}/W$	typ	C
U SO-8		125					


NOTE: (1) Test Levels: (A) 100% tested at 25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

ABSOLUTE MAXIMUM RATINGS

Power Supply	+11V _{DC}
Internal Power Dissipation	See Thermal Analysis
Differential Input Voltage	±1.2V
Input Voltage Range	-0.5 to +V _S +0.3V
Storage Temperature Range	-40°C to +125°C
Lead Temperature (soldering, 10s)	+300°C
Junction Temperature (T _J)	+175°C

PIN CONFIGURATIONS



ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.







PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER ⁽²⁾	TRANSPORT MEDIA
OPA2631U "	SO-8 Surface-Mount "	182 "	-40°C to +85°C "	OPA2631 "	OPA2631U OPA2631U/2K5	Rails Tape and Reel

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "OPA2631U/2K5" will get a single 2500-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.







TYPICAL PERFORMANCE CURVES: $V_S = +5V$

At $T_A = 25^\circ C$, $G = +2$, $R_F = 750\Omega$, and $R_L = 150\Omega$ to $V_S/2$, unless otherwise noted (see Figure 2).









TYPICAL PERFORMANCE CURVES: $V_S = +5V$ (Cont.)

At $T_A = 25^\circ C$, $G = +2$, $R_F = 750\Omega$, and $R_L = 150\Omega$ to $V_S/2$, unless otherwise noted (see Figure 1).






TYPICAL PERFORMANCE CURVES: $V_S = +5V$ (Cont.)

At $T_A = 25^\circ C$, $G = +2$, $R_F = 750\Omega$, and $R_L = 150\Omega$ to $V_S/2$, unless otherwise noted (see Figure 1).









TYPICAL PERFORMANCE CURVES: $V_S = +5V$ (Cont.)

At $T_A = 25^\circ C$, $G = +2$, $R_F = 750\Omega$, and $R_L = 150\Omega$ to $V_S/2$, unless otherwise noted (see Figure 1).





TYPICAL PERFORMANCE CURVES: $V_S = +3V$

At $T_A = 25^\circ C$, $G = +2$, $R_F = 750\Omega$, and $R_L = 150\Omega$ to $V_S/2$, unless otherwise noted (see Figure 1).



TYPICAL PERFORMANCE CURVES: $V_S = +3V$ (Cont.)

At $T_A = 25^\circ C$, $G = +2$, $R_F = 750\Omega$, and $R_L = 150\Omega$ to $V_S/2$, unless otherwise noted (see Figure 2).



APPLICATIONS INFORMATION

WIDEBAND VOLTAGE-FEEDBACK OPERATION

The OPA2631 is a unity-gain stable, very high-speed, voltage-feedback op amp designed for single-supply operation (+3V to +5V). The input stage supports input voltages below ground, and within 1.0V of the positive supply. The complementary common-emitter output stage provides an output swing to within 30mV of ground and 130mV of the positive supply. It is compensated to provide stable operation with a wide range of resistive loads.

Figure 1 shows the AC-coupled, gain of +2 configuration used for the +5V Specifications and Typical Performance Curves. For test purposes, the input impedance is set to 50Ω with a resistor to ground. Voltage swings reported in the Specifications are taken directly at the input and output pins. For the circuit of Figure 1, the total effective load on the output at high frequencies is 150Ω || 150Ω. The 1.50kΩ resistors at the non-inverting input provide the common-mode bias voltage. Their parallel combination equals the DC resistance at the inverting input, minimizing the output DC offset.




FIGURE 1. AC-Coupled Signal—Resistive Load to Supply Midpoint.

Figure 2 shows the DC-coupled, gain of +2 configuration used for the +3V Specifications and Typical Performance Curves. For test purposes, the input impedance is set to 50Ω with a resistor to ground. Though not strictly a “rail-to-rail” design, this part comes very close, while maintaining excellent performance. It will deliver $\approx 2.9\text{V}_{\text{p-p}}$ on a single +3V supply with 61MHz bandwidth. The 374Ω and 2.26kΩ resistors at the input level-shift V_{IN} so that V_{OUT} is within the allowed output voltage range when $V_{\text{IN}} = 0$. See the Typical Performance Curves for information on driving capacitive loads.




FIGURE 2. DC-Coupled Signal—Resistive Load to Supply Midpoint.

SINGLE-SUPPLY ADC CONVERTER INTERFACE

The front page shows a DC-coupled, single-supply dual ADC driver circuit. Many systems are now requiring +3V supply capability of both the ADC and its driver. The OPA2631 provides excellent performance in this demanding application. Its large input and output voltage ranges, and low distortion support converters such as the ADS901 shown in this figure. The input level-shifting circuitry was designed so that V_{IN} can be between 0V and 0.5V, while delivering an output voltage of 1V to 2V for the ADS901.

BANDPASS FILTER

Figure 3 shows a single OPA2631 implementing a 6th-order bandpass filter. This filter cascades two 2nd-order Sallen-Key sections with transmission zeros, and a double real pole section. It has -3dB frequencies of 630kHz and 1.5MHz, and -40dB frequencies of 230kHz and 4.2MHz. This filter was designed to work well on +5V or $\pm 5\text{V}$ supplies, while driving an A/D converter at 6MSPS to 10MSPS (e.g., the ADS804).

The filter transfer function is based on a 4th-order elliptic bandpass filter, with real highpass and lowpass poles added at the output to give a 6th-order response. The components were chosen to give this transfer function. The 20Ω resistor isolates the first OPA2631 output from capacitive loading, but affects the response at very high frequencies only. Figure 4 shows the nominal response simulated by SPICE®.

DC LEVEL SHIFTING

Figure 5 shows a DC-coupled non-inverting amplifier that level-shifts the input up to accommodate the desired output voltage range. Given the desired signal gain (G), and the amount V_{OUT} needs to be shifted up (ΔV_{OUT}) when V_{IN} is




FIGURE 3. Bandpass Filter.




FIGURE 4. Nominal Filter Response.




FIGURE 5. DC Level Shifting Circuit.

at the center of its range, the following equations give the resistor values that produce the best DC offset.

$$NG = G + \Delta V_{OUT}/V_S$$

$$R_1 = R_4/G$$

$$R_2 = R_4/(NG - G)$$

$$R_3 = R_4/(NG - 1)$$

where:

$$NG = 1 + R_4/R_3 \text{ (Noise Gain)}$$

$$V_{OUT} = (G)V_{IN} + (NG - G)V_S$$

Make sure that V_{IN} and V_{OUT} stay within the specified input and output voltage ranges.

The front page circuit is a good example of this type of application. It was designed to take V_{IN} between 0V and 0.5V, and produce V_{OUT} between 1V and 2V, when using a +3V supply. This means $G = 2.00$, and $\Delta V_{OUT} = 1.50V - G \cdot 0.25V = 1.00V$. Plugging into the above equations gives: $NG = 2.33$, $R_1 = 375\Omega$, $R_2 = 2.25k\Omega$, and $R_3 = 563\Omega$. The resistors were adjusted to the nearest standard values.

NON-INVERTING AMPLIFIER WITH REDUCED PEAKING

Figure 6 shows a non-inverting amplifier that reduces peaking at low gains. The resistor R_C compensates the OPA2631 to have higher Noise Gain (NG), which reduces the AC response peaking (typically 5dB at $G = +1$ without R_C) without changing the DC gain. V_{IN} needs to be a low impedance source, such as an op amp. The resistor values are low to reduce noise. Using both R_T and R_F helps minimize the impact of parasitic impedances.




FIGURE 6. Compensated Non-Inverting Amplifier.

The Noise Gain can be calculated as follows:

$$G_1 = 1 + \frac{R_F}{R_G}$$

$$G_2 = 1 + \frac{R_T + R_F/G_1}{R_C}$$

$$NG = G_1 G_2$$

A unity gain buffer can be designed by selecting $R_T = R_F = 20.0\Omega$ and $R_C = 40.2\Omega$ (do not use R_G). This gives a Noise Gain of 2, so its response will be similar to the Characteristics Plots with $G = +2$ which typically gives a flat frequency response, but with less bandwidth.

DESIGN-IN TOOLS

DEMONSTRATION BOARDS

A single PC board is available to assist in the initial evaluation of circuit performance using the OPA2631. It is available free as an unpopulated PC board delivered with descriptive documentation. The summary information for this board is shown below:

PRODUCT	PACKAGE	BOARD PART NUMBER	LITERATURE REQUEST NUMBER
OPA2631U	8-Pin SO-8	DEM-OPA268xU	MKT-352

Contact the Burr-Brown Applications support line to request this board.

OPERATING SUGGESTIONS

OPTIMIZING RESISTOR VALUES

Since the OPA2631 is a voltage feedback op amp, a wide range of resistor values may be used for the feedback and gain setting resistors. The primary limits on these values are set by dynamic range (noise and distortion) and parasitic capacitance considerations. For a non-inverting unity gain follower application, the feedback connection should be made with a 25Ω resistor, not a direct short (see Figure 6). This will isolate the inverting input capacitance from the output pin and improve the frequency response flatness. Usually, for $G > 1$ application, the feedback resistor value should be between 200Ω and $1.5k\Omega$. Below 200Ω , the feedback network will present additional output loading which can degrade the harmonic distortion performance. Above $1.5k\Omega$, the typical parasitic capacitance (approximately $0.2pF$) across the feedback resistor may cause unintentional band-limiting in the amplifier response.

A good rule of thumb is to target the parallel combination of R_F and R_G (Figure 1) to be less than approximately 400Ω . The combined impedance $R_F \parallel R_G$ interacts with the inverting input capacitance, placing an additional pole in the feedback network and thus, a zero in the forward response. Assuming a $3pF$ total parasitic on the inverting node, holding $R_F \parallel R_G < 400\Omega$ will keep this pole above $130MHz$. By itself, this constraint implies that the feedback resistor R_F can increase to several $k\Omega$ at high gains. This is acceptable as long as the pole formed by R_F and any parasitic capacitance appearing in parallel is kept out of the frequency range of interest.

BANDWIDTH VS GAIN: NON-INVERTING OPERATION

Voltage feedback op amps exhibit decreasing closed-loop bandwidth as the signal gain is increased. In theory, this relationship is described by the Gain Bandwidth Product (GBP) shown in the specifications. Ideally, dividing GBP by the non-inverting signal gain (also called the Noise Gain, or NG) will predict the closed-loop bandwidth. In practice, this only holds true when the phase margin approaches 90° , as it does in high gain configurations. At low gains (increased feedback factors), most amplifiers will exhibit a more complex response with lower phase margin. The OPA2631 is compensated to give a slightly peaked response in a non-inverting gain of 2 (Figure 1). This results in a typical gain of +2 bandwidth of $75MHz$, far exceeding that predicted by dividing the $68MHz$ GBP by 2. Increasing the gain will cause the phase margin to approach 90° and the bandwidth to more closely approach the predicted value of (GBP/NG) . At a gain of +10, the $7.6MHz$ bandwidth shown in the Typical Specifications is close to that predicted using the simple formula and the typical GBP.

The OPA2631 exhibits minimal bandwidth reduction going to +3V single supply operation as compared with +5V supply. This is because the internal bias control circuitry retains nearly constant quiescent current as the total supply voltage between the supply pins is changed.

INVERTING AMPLIFIER OPERATION

Since the OPA2631 is a general purpose, wideband voltage feedback op amp, all of the familiar op amp application circuits are available to the designer. Figure 7 shows a typical inverting configuration where the I/O impedances and signal gain from Figure 1 are retained in an inverting circuit configuration. Inverting operation is one of the more common requirements and offers several performance benefits. The inverting configuration shows improved slew rate and distortion. It also biases the input at $V_S/2$ for the best headroom. The output voltage can be independently moved with bias adjustment resistors connected to the inverting input.




FIGURE 7. Gain of -2 Example Circuit.

In the inverting configuration, three key design consideration must be noted. The first is that the gain resistor (R_G) becomes part of the signal channel input impedance. If input impedance matching is desired (which is beneficial whenever the signal is coupled through a cable, twisted pair, long PC board trace or other transmission line conductor), R_G may be set equal to the required termination value and R_F adjusted to give the desired gain. This is the simplest approach and results in optimum bandwidth and noise performance. However, at low inverting gains, the resultant feedback resistor value can present a significant load to the amplifier output. For an inverting gain of 2, setting R_G to 50Ω for input matching eliminates the need for R_M but requires a 100Ω feedback resistor. This has the interesting advantage that the noise gain becomes equal to 2 for a 50Ω source impedance—the same as the non-inverting circuits considered above. However, the amplifier output will now see the 100Ω feedback resistor in parallel with the external load. In general, the feedback resistor should be limited to the 200Ω to $1.5k\Omega$ range. In this case, it is preferable to increase both the R_F and R_G values as shown in Figure 7, and then achieve the input matching impedance with a third resistor (R_M) to ground. The total input impedance becomes the parallel combination of R_G and R_M .

The second major consideration, touched on in the previous paragraph, is that the signal source impedance becomes part of the noise gain equation and hence influences the bandwidth. For the example in Figure 7, the R_M value combines in parallel with the external 50Ω source impedance, yielding an effective driving impedance of $50\Omega \parallel 57.6\Omega = 26.8\Omega$. This impedance is added in series with R_G for calculating the noise gain. The resultant is 2.87 for Figure 7, as opposed to only 2 if R_M could be eliminated as discussed above. The bandwidth will therefore be lower for the gain of -2 circuit of Figure 7 ($NG = +2.9$) than for the gain of $+2$ circuit of Figure 1.

The third important consideration in inverting amplifier design is setting the bias current cancellation resistors on the non-inverting input (a parallel combination of $R_T = 750\Omega$). If this resistor is set equal to the total DC resistance looking out of the inverting node, the output DC error, due to the input bias currents, will be reduced to (input offset current) $\cdot R_F$. The inverting input's bias current flows through R_F because of the $0.1\mu F$ capacitor. Thus, we need $R_T = 750\Omega = 1.50k\Omega \parallel 1.50k\Omega$. To reduce the additional high frequency noise introduced by this R_T resistor, and power supply feedthrough, it is bypassed with a capacitor. If we had $R_T < 400\Omega$, its noise contribution would be minimal. As a minimum, the OPA2631 requires an R_T value of 50Ω to damp out parasitic-induced peaking—a direct short to ground on the non-inverting input runs the risk of a very high frequency instability in the input stage.

OUTPUT CURRENT AND VOLTAGE

The OPA2631 provides outstanding output voltage capability. Under no-load conditions at $+25^\circ C$, the output voltage typically swings closer than $130mV$ to either supply rail; the guaranteed swing limit is within $400mV$ of either rail ($V_S = +5V$).

The minimum specified output voltage and current specifications over temperature are set by worst-case simulations at the cold temperature extreme. Only at cold start-up will the output current and voltage decrease to the numbers shown in the guaranteed tables. As the output transistors deliver power, their junction temperatures will increase, decreasing their V_{BE} 's (increasing the available output voltage swing) and increasing their current gains (increasing the available output current). In steady-state operation, the available output voltage and current will always be greater than that shown in the over-temperature specifications since the output stage junction temperatures will be higher than the minimum specified operating ambient.

To maintain maximum output stage linearity, no output short-circuit protection is provided. This will not normally be a problem since most applications include a series matching resistor at the output that will limit the internal power dissipation if the output side of this resistor is shorted to ground.

reduce the output DC error caused by this current. This is done by matching the DC source resistances appearing at the two inputs. Evaluating the configuration of Figure 1 (which has matched DC input resistances), using worst-case +25°C input offset voltage and current specifications, gives a worst-case output offset voltage equal to: (NG = non-inverting signal gain at DC)

$$\begin{aligned} & \pm(NG \cdot V_{OS(MAX)} \pm (R_F \cdot I_{OS(MAX)})) \\ & = \pm(1 \cdot 6.0\text{mV}) \pm (750\Omega \cdot 2.0\mu\text{A}) \\ & = \pm 6.8\text{mV} = \text{Output Offset Range for Figure 1} \end{aligned}$$

A fine scale output offset null, or DC operating point adjustment, is often required. Numerous techniques are available for introducing DC offset control into an op amp circuit. Most of these techniques are based on adding a DC current through the feedback resistor. In selecting an offset trim method, one key consideration is the impact on the desired signal path frequency response. If the signal path is intended to be non-inverting, the offset control is best applied as an inverting summing signal to avoid interaction with the signal source. If the signal path is intended to be inverting, applying the offset control to the non-inverting input may be considered. Bring the DC offsetting current into the inverting input node through resistor values that are much larger than the signal path resistors. This will insure that the adjustment circuit has minimal effect on the loop gain and hence the frequency response.

THERMAL ANALYSIS

Maximum desired junction temperature will set the maximum allowed internal power dissipation as described below. In no case should the maximum junction temperature be allowed to exceed 175°C.

Operating junction temperature (T_J) is given by $T_A + P_D \cdot \theta_{JA}$. The total internal power dissipation (P_D) is the sum of quiescent power (P_{DQ}) and additional power dissipated in the output stage (P_{DL}) to deliver load power. Quiescent power is simply the specified no-load supply current times the total supply voltage across the part. P_{DL} will depend on the required output signal and load but would, for resistive load connected to mid-supply ($V_S/2$), be at a maximum when the output is fixed at a voltage equal to $V_S/4$ or $3V_S/4$. Under this condition, $P_{DL} = V_S^2 / (16 \cdot R_L)$, where R_L includes feedback network loading.

Note that it is the power in the output stage and not into the load that determines internal power dissipation.

As a worst-case example, compute the maximum T_J using the circuit of Figure 1 operating at the maximum specified ambient temperature of +85°C and driving a 150Ω load at mid-supply, for both channels:

$$\begin{aligned} P_D &= 2 (10\text{V} \cdot 6.9\text{mA} + 5^2 / (16 \cdot (150\Omega \parallel 1500\Omega))) = 160\text{mW} \\ \text{Maximum } T_J &= +85^\circ\text{C} + (0.16\text{W} \cdot 150^\circ\text{C}/\text{W}) = 109^\circ\text{C}. \end{aligned}$$

Although this is still well below the specified maximum junction temperature, system reliability considerations may require lower guaranteed junction temperatures. The highest

possible internal dissipation will occur if the load requires current to be forced into the output at high output voltages or sourced from the output at low output voltages. This puts a high current through a large internal voltage drop in the output transistors.

BOARD LAYOUT GUIDELINES

Achieving optimum performance with a high frequency amplifier like the OPA2631 requires careful attention to board layout parasitics and external component types. Recommendations that will optimize performance include:

a) Minimize parasitic capacitance to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability; on the non-inverting input, it can react with the source impedance to cause unintentional bandlimiting. To reduce unwanted capacitance, a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.

b) Minimize the distance (<0.25") from the power supply pins to high frequency 0.1μF decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power supply connections should always be decoupled with these capacitors. An optional supply decoupling capacitor (0.1μF) across the two power supplies (for bipolar operation) will improve 2nd harmonic distortion performance. Larger (2.2μF to 6.8μF) decoupling capacitors, effective at lower frequency, should also be used on the main supply pins. These may be placed somewhat farther from the device and may be shared among several devices in the same area of the PC board.

c) Careful selection and placement of external components will preserve the high frequency performance. Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Metal film or carbon composition axially-leaded resistors can also provide good high frequency performance. Again, keep their leads and PC board traces as short as possible. Never use wirewound type resistors in a high frequency application. Since the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the output pin. Other network components, such as non-inverting input termination resistors, should also be placed close to the package. Where double-side component mounting is allowed, place the feedback resistor directly under the package on the other side of the board between the output and inverting input pins. Even with a low parasitic capacitance shunting the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good axial metal film or surface-mount resistors have approximately 0.2pF in shunt with the resistor. For resistor values > 1.5kΩ, this parasitic capaci-

tance can add a pole and/or zero below 500MHz that can effect circuit operation. Keep resistor values as low as possible consistent with load driving considerations. The 750Ω feedback used in the typical performance specifications is a good starting point for design. See Figure 6 for the unity gain follower application.

d) Connections to other wideband devices on the board may be made with short direct traces or through on-board transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50mils to 100mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set R_S from the plot of Recommended R_S vs Capacitive Load. Low parasitic capacitive loads (< 5pF) may not need an R_S since the OPA2631 is nominally compensated to operate with a 2pF parasitic load. Higher parasitic capacitive loads without an R_S are allowed as the signal gain increases (increasing the unloaded phase margin) If a long trace is required, and the 6dB signal loss intrinsic to a doubly terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50Ω environment is normally not necessary on board, and in fact, a higher impedance environment will improve distortion as shown in the distortion versus load plots. With a characteristic board trace impedance defined (based on board material and trace dimensions), a matching series resistor into the trace from the output of the OPA2631 is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance will be the parallel combination of the shunt resistor and the input impedance of the destination device; this total effective impedance should be set to match the trace impedance. If the 6dB attenuation of a doubly terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only. Treat the trace as a capacitive load in this case and set the series resistor value as shown in the plot of Recommended R_S vs Capacitive Load. This will not preserve signal integrity as well as a

doubly terminated line. If the input impedance of the destination device is low, there will be some signal attenuation due to the voltage divider formed by the series output into the terminating impedance.

e) Socketing a high speed part is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network which can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the OPA2631 onto the board.

INPUT AND ESD PROTECTION

The OPA2631 is built using a very high speed complementary bipolar process. The internal junction breakdown voltages are relatively low for this very small geometry device. This breakdown is reflected in the Absolute Maximum Ratings table. All device pins are protected with internal ESD protection diodes to the power supplies as shown in Figure 9.

These diodes provide moderate protection to input overdrive voltages above the supplies as well. The protection diodes can typically support 30mA continuous current. Where higher currents are possible (e.g., in systems with ±15V supply parts driving into the OPA2631), current-limiting series resistors should be added into the two inputs. Keep these resistor values as low as possible since high values degrade both noise performance and frequency response.




FIGURE 9. Internal ESD Protection.