## speedfacs 12-Bit, 6MHz CCD/CIS SIGNAL PROCESSOR

## FEATURES

- 12-BIT, 6MHZ A/D CONVERTER
- GUARANTEED NO MISSING CODES
- 3 CHANNEL, $2 M H z$ COLOR SCAN MODE:

Correlated Double Samplers
8-Bit Offset Adjustment DACs 0dB to +13dB PGAs

- A/D INPUT MONITOR
- INTERNAL VOLTAGE REFERENCE
- SINGLE +5V SUPPLY
- 3V OR 5V DIGITAL OUTPUT
- LOW POWER: 475mW typ (3-CH Mode)


## APPLICATIONS

CCD AND CIS COLOR SCANNERS

- FAX AND MULTI-FUNCTION MACHINES
- INDUSTRIAL/MEDICAL IMAGING SYSTEMS


## DESCRIPTION

The VSP3000 is a complete, three-channel image signal processor for Charge Coupled Device (CCD) or Contact Image Sensor (CIS) systems. Each channel contains sensor signal sampling, Black Level adjustment and a programmable gain amplifier. The three inputs are multiplexed into a high speed, 12-bit analog-to-digital converter. Input circuitry can be configured, by digital command, for CCD or CIS sensors. A Black Clamp and Correlated Double Samplers (CDS) are provided for CCD sensors. For CIS devices, the VSP3000 provides a single-ended sampler and a reference input. The VSP3000 is available in a 48 -lead LQFP package and operates from $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ with a single +5 V supply.


## SPECIFICATIONS

At $\mathrm{T}_{\mathrm{A}}=$ full specified temperature range, $\mathrm{V}_{\mathrm{DDA}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDD}}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{ADCCK}}=6 \mathrm{MHz}, \mathrm{f}_{\mathrm{CK} 1}=2 \mathrm{MHz}, \mathrm{f}_{\mathrm{CK} 2}=2 \mathrm{MHz}$, and PGA gain $=1$, unless otherwise specified.

| PARAMETER | CONDITIONS | VSP3000Y |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| RESOLUTION |  |  | 12 |  | Bits |
| SPECIFIED TEMPERATURE RANGE |  |  | 0 to +85 |  | ${ }^{\circ} \mathrm{C}$ |
| CONVERSION CHARACTERISTICS <br> 3-Channel CDS Mode <br> 3-Channel CIS Mode |  | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| ANALOG INPUTS <br> Full-Scale Input Range Input Capacitance Input Limits |  | $\begin{gathered} 0.5 \\ \mathrm{GND}_{\mathrm{A}}-0.3 \end{gathered}$ | 10 | $\begin{gathered} 3.5 \\ V_{D D A}+0.3 \end{gathered}$ | $\begin{gathered} \text { Vp-p } \\ \mathrm{pF} \\ \mathrm{~V} \end{gathered}$ |
| DYNAMIC CHARACTERISTICS <br> Integral Non-Linearity (INL) <br> Differential Non-Linearity (DNL) <br> No Missing Codes Input-Referred Noise |  |  | $\begin{gathered} \pm 1 \\ 0.3 \\ 12 \\ 0.3 \end{gathered}$ | $\begin{gathered} \pm 2 \\ 0.75 \end{gathered}$ | $\begin{gathered} \text { LSB } \\ \text { LSB } \\ \text { Bits } \\ \text { LSBs rms } \end{gathered}$ |
| PSRR |  |  | 0.04 |  | \% FSR |
| DIGITAL INPUTS <br> Logic Family <br> Convert Command <br> High Level Input Current $\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DDD}}\right)$ <br> Low Level Input Current ( $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ ) <br> High Level Input Voltage <br> Low Level Input Voltage <br> Input Capacitance | Start Conversion | CMOS <br> Rising Edge of ADCCK <br> 10 <br> 3.5 <br> 5 |  |  | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> V <br> V <br> pF |
| DIGITAL OUTPUTS <br> Logic Family Logic Coding $\mathrm{V}_{\text {DRV }}$ Supply Range Output Voltage, $\mathrm{V}_{\text {DRV }}=+5 \mathrm{~V}$ <br> Low Level <br> High Level <br> Low Level <br> High Level <br> Output Voltage, $\mathrm{V}_{\text {DRV }}=+3$ <br> Low Level <br> High Level <br> 3-State Enable Time <br> 3-State Enable Time <br> Output Capacitance <br> Data Latency <br> Data Output Delay | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=50 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=50 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA} \end{aligned}$ $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=50 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=50 \mu \mathrm{~A} \\ & \overline{\mathrm{OE}}=\mathrm{LOW} \\ & \overline{\mathrm{OE}}=\mathrm{HIGH} \end{aligned}$ $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | $+2.7$ <br> +4.6 <br> $+2.4$ $+2.5$ | CMOS <br> Straight Binary <br> 20 <br> 2 <br> 5 <br> 6 | $+5.3$ <br> $+0.1$ <br> $+0.4$ <br> $+0.1$ <br> 40 <br> 10 <br> 12 | $V$ $V$ $V$ $V$ $V$ $V$ $V$ $n s$ $n s$ $p F$ Clock Cycles $n s$ |
| DC ACCURACY <br> Zero Error <br> Gain Error <br> Reference Input Resistance |  |  | $\begin{aligned} & 0.8 \\ & 1.5 \\ & 800 \end{aligned}$ |  | $\begin{gathered} \% \text { FS } \\ \% \text { FS } \\ \Omega \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS <br> Supply Voltage: $+\mathrm{V}_{\mathrm{S}}$ <br> Supply Current: + $I_{S}$ <br> Power Dissipation <br> Thermal Resistance, $\theta_{\mathrm{JA}}$ | Operating Operating Operating | 4.7 | $\begin{gathered} 5 \\ 95 \\ 475 \\ 75 \end{gathered}$ | $\begin{gathered} 5.3 \\ 102 \\ 510 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mW} \\ \mathrm{C} / \mathrm{W} \end{gathered}$ |

## ABSOLUTE MAXIMUM RATINGS

| $V_{\text {DDA }}, \mathrm{V}_{\text {DDD }}, \mathrm{V}_{\text {DR }}$ | 6 V |
| :---: | :---: |
| Analog Input ......... | $(-0.3 \mathrm{~V})$ to $\left(+\mathrm{V}_{\text {DDA }}+0.3 \mathrm{~V}\right)$ |
| Logic Input | $(-0.3 \mathrm{~V})$ to $\left(+\mathrm{V}_{\text {DDD }}+0.3 \mathrm{~V}\right)$ |
| Case Temperature . | ... $+100^{\circ} \mathrm{C}$ |
| Junction Temperatur | $+150^{\circ} \mathrm{C}$ |
| Storage Temperatur | $+150^{\circ} \mathrm{C}$ |

ELECTROSTATIC
DISCHARGE SENSITIVITY
This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGE | PACKAGE DRAWING NUMBER ${ }^{(1)}$ | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER ${ }^{(2)}$ | TRANSPORT MEDIA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VSP3000Y | $\begin{gathered} \text { 48-Lead LQFP } \\ \text { " } \end{gathered}$ | $\begin{gathered} 340 \\ " 10 \end{gathered}$ | $0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ | $\begin{gathered} \text { VSP3000Y } \\ \text { " } \end{gathered}$ | $\begin{gathered} \text { VSP3000Y } \\ \text { VSP3000Y/2K } \end{gathered}$ | 250-Piece Tray Tape and Reel |

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K indicates 2000 devices per reel). Ordering 2000 pieces of "VSP3000Y/2K" will get a single 2000piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.

## DEMO BOARD ORDERING INFORMATION

| PRODUCT | PACKAGE |
| :--- | :---: |
| VSP3000Y | DEM-VSP3000Y |

[^0]

PIN DESCRIPTIONS

| PIN | DESIGNATOR | TYPE | DESCRIPTION | PIN | DESIGNATOR | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CLP | DI | Clamp Enable | 25 | B0 (DO) LSB | DIO | A/D Output (Bit 0) and Register Data Port (Bit 0) |
| 2 | $\mathrm{GND}_{\mathrm{A}}$ | P | Analog Ground | 26 | B1 (D1) | DIO | A/D Output (Bit 1) and Register Data Port (Bit 1) |
| 3 | RINP | AI | Red-Channel Analog Input | 27 | B2 (D2) | DIO | A/D Output (Bit 2) and Register Data Port (Bit 2) |
| 4 | RINN | AI | Red-Channel Reference Input | 28 | B3 (D3) | DIO | A/D Output (Bit 3) and Register Data Port (Bit 3) |
| 5 | $\mathrm{GND}_{\mathrm{A}}$ | P | Analog Ground | 29 | B4 (D4) | DIO | A/D Output (Bit 4) and Register Data Port (Bit 4) |
| 6 | GINP | AI | Green-Channel Analog Input | 30 | B5 (D5) | DIO | A/D Output (Bit 5) and Register Data Port (Bit 5) |
| 7 | GINN | AI | Green-Channel Reference Input | 31 | B6 (D6) | DIO | A/D Output (Bit 6) and Register Data Port (Bit 6) |
| 8 | $\mathrm{GND}_{\text {A }}$ | P | Analog Ground | 32 | B7 (D7) | DIO | A/D Output (Bit 7) and Register Data Port (Bit 7) |
| 9 | BINP | AI | Blue-Channel Analog Input | 33 | B8 (A0) | DIO | A/D Output (Bit 8) and Register Address (Bit 0) |
| 10 | BINN | AI | Blue-Channel Reference Input | 34 | B9 (A1) | DIO | A/D Output (Bit 9) and Register Address (Bit 1) |
| 11 | $\mathrm{GND}_{\text {A }}$ | P | Analog Ground | 35 | B10 (A2) | DIO | A/D Output (Bit 10) and Register Address (Bit 2) |
| 12 | $V_{\text {DDA }}$ | P | Analog Power Supply, +5 V | 36 | B11 MSB | DIO | A/D Output (Bit 11) |
| 13 | STRT | DI | Start Line Scanning | 37 | $\mathrm{V}_{\text {DRV }}$ | P | Output Driver Voltage Supply |
| 14 | ADCCK | DI | A/D Converter Clock Input | 38 | $V_{\text {DDD }}$ | P | Digital Power Supply, +5 V |
| 15 | CK1 | DI | Sample Reference Clock | 39 | $\mathrm{GND}_{\mathrm{D}}$ | P | Digital Ground |
| 16 | CK2 | DI | Sample Data Clock | 40 | TP0 | AO | A/D Converter Input Monitor Pin |
| 17 | $\mathrm{GND}_{\text {D }}$ | P | Digital Ground | 41 | $\mathrm{GND}_{\mathrm{A}}$ | P | Analog Ground |
| 18 | RD | DI | Read Signal for Registers | 42 | $V_{\text {DDA }}$ | P | Analog Power Supply, +5V |
| 19 | WRT | DI | Write Signal for Registers | 43 | $V_{\text {REF }}$ | AIO | Reference Input/Output |
| 20 | P/S | DI | Parallel/Serial Port Select. | 44 | $\mathrm{GND}_{\mathrm{A}}$ | P | Analog Ground |
|  |  |  | HIGH = Parallel, LOW = Serial | 45 | REFB | AO | Bottom Reference |
| 21 | SD | DI | Serial Data Input | 46 | CM | AO | Common-Mode Voltage |
| 22 | SCLK | DI | Serial Data Clock | 47 | REFT | AO | Top Reference |
| 23 24 | $\frac{V_{D D D}}{O E}$ | P DI | Digital Power Supply, +5 V A/D Converter Output Enable | 48 | $\mathrm{V}_{\text {DDA }}$ | P | Analog Power Supply, +5 V |

TIMING SPECIFICATIONS
Timing Specifications $=\mathrm{t}_{\text {MIN }}$ to $\mathrm{t}_{\text {MAX }}$ with +5 V power supply.

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Parameters |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CK} 1 \mathrm{AP}}$ <br> $\mathrm{t}_{\mathrm{CK} 1 \mathrm{BP}}$ <br> $\mathrm{t}_{\mathrm{CK} 1 \mathrm{~A}}$ <br> $\mathrm{t}_{\mathrm{CK} 1 \mathrm{~B}}$ <br> $\mathrm{t}_{\text {CK2A }}$ <br> $\mathrm{t}_{\text {CK2в }}$ <br> $t_{\text {CCK }}$ <br> $\mathrm{t}_{\mathrm{CKP}}$ <br> $t_{s}$ <br> $\mathrm{t}_{\mathrm{CK} 12 \mathrm{~A}}$ <br> $t_{\text {CK12B }}$ <br> $\mathrm{t}_{\text {CK21A }}$ <br> $\mathrm{t}_{\text {CK21B }}$ <br> $\mathrm{t}_{\mathrm{CNV}}$ <br> $t_{\text {ST }}$ <br> $t_{\text {SET }}$ <br> $\mathrm{t}_{\mathrm{ADCCK}}$ <br> $t_{\text {ADCCK1 }}$ | 3-Channel Conversion Rate <br> 1-Channel Conversion Rate CK1 Pulse Width CK1 Pulse Width CK2 Pulse Width CK2 Pulse Width ADCCK Pulse Width ADCCK Period Sampling Delay <br> CK1 Falling Edge to CK2 Rising Edge CK1 Falling Edge to CK2 Rising Edge CK2 Falling Edge to CK1 Rising Edge CK2 Falling Edge to CK1 Rising Edge Conversion Delay <br> Start Conversion Time <br> ADCCK Falling Edge to CK1 Rising Edge ADCCK Falling Edge to CK2 Falling Edge ADCCK Falling Edge to CK1 Falling Edge | 300 100 20 20 20 20 40 100 10 15 15 70 40 40 20 10 5 5 | 500 <br> 166 <br> 125 <br> 40 <br> 125 <br> 40 <br> 83 <br> 166 <br> 100 |  |  |
| Read/Write Register |  |  |  |  |  |
| $t_{w}$ <br> $t_{\text {RW }}$ <br> $t_{D A}$ <br> $t_{\text {wD }}$ <br> $t_{s D}$ <br> $t_{s c k}$ <br> $t_{\text {SCKP }}$ <br> $\mathrm{t}_{\mathrm{SS}}$ <br> $t_{s w}$ <br> $t_{\text {PR }}$ <br> $t_{R D}$ <br> $\mathrm{t}_{\mathrm{RH}}$ | WRT Pulse Width Address Setup Time Data Setup Time Data Valid Time Data Ready Time Serial Clock Pulse Width Serial Clock Period Serial Ready Time WRT Pulse Setup Time Parallel Ready Time Read Out Delay Read Out Hold Time | 30 20 30 15 30 60 100 50 20 | $\begin{gathered} 50 \\ 50 \\ 50 \\ \\ 50 \\ 50 \\ 100 \\ 200 \end{gathered}$ | 30 <br> 20 <br> 1 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Data Output |  |  |  |  |  |
| $\mathrm{t}_{\text {oes }}$ <br> toew <br> toer <br> $t_{3 E}$ <br> $t_{\text {ACKD }}$ <br> toep | A/D Converter Output Enable Setup Time OE Pulse Width Output Enable Time 3-State Enable Time Data Output Delay Parallel Port Setup Time | $\begin{gathered} 20 \\ 100 \\ \\ 10 \end{gathered}$ | $\begin{gathered} 20 \\ 2 \end{gathered}$ | $\begin{aligned} & 40 \\ & 10 \\ & 12 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |

## TIMING DIAGRAMS

3-Channel CCD Mode Timing


3-Channel CIS Mode Timing


## 1-Channel CCD Mode Timing



## TIMING DIAGRAMS (Cont)

1-Channel CIS Mode Timing


Timing for A/D Output


Timing for Parallel Port Writing


Timing for Reading


## TIMING DIAGRAMS (Cont)

Timing for Serial Port Writing


DOUT Timing Diagram—3-Channel CDS Mode


## TYPICAL PERFORMANCE CURVES

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDA}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDD}}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{ADCCK}}=6 \mathrm{MHz}$, and $\mathrm{f}_{\mathrm{CK} 2}=2 \mathrm{MHz}$, unless otherwise specified.


POWER DISSIPATION vs POWER SUPPLY VOLTAGE


POWER DISSIPATION vs POWER SUPPLY VOLTAGE


## THEORY OF OPERATION

The VSP3000 can be operated in one of the following four modes:

3-Channel CCD Mode<br>3-Channel CIS Mode<br>1-Channel CCD Mode<br>1-Channel CIS Mode

## 3-CHANNEL CCD MODE

In this mode, the VSP3000 can simultaneously process three output CCD signals. These signals are AC-coupled to the RINP, GINP, and BINP inputs. RINN, GINN, BINN are not used in this mode and should be grounded. The CLP signal enables internal biasing circuitry to clamp these inputs to a proper voltage, enabling internal CDS circuitry to operate properly. VSP3000 inputs may be applied as DC-coupled inputs, which need to be level-shifted to a proper DC level.

The correlated double samplers take two samples of the incoming CCD signals; the CCD reference levels are taken on the falling edge of CK1 and the CCD information is taken on the falling edge of CK2. These two samples are then subtracted by the CDSs and the result is the CDS' output.
Three channels are used to process three inputs simultaneously. Each consists of a 5 -bit PGA ( 0 dB to +13 dB ) and an 8-bit offset digital-to-analog converter $(+50 \mathrm{mV}$ to -150 mV ). A 3 -to- 1 analog MUX follows the CDS channels and feeds a high performance 12 -bit A/D converter. The analog MUX can be programmed to cycle between red, green, and blue or blue, green, and red.
When the STRT signal is HIGH, the conversion is initiated on the rising edge of ADCCK. The STRT signal indicates the first samples for a scan line. When STRT goes LOW, the analog MUX is switched to the first sample of the sequence.

As specified in the " 3 -Channel CCD Mode" timing diagram, the falling edge of CK2 must be in the LOW period of ADCCK. If the falling edge of CK2 is in the HIGH period of ADCCK (note: ADCCK is for sampling the B Channel), the VSP3000 will not function properly.

## 3-CHANNEL CIS MODE

In this mode, the VSP3000 is operated as 3-channel samplers and a digitizer. Unlike the CDS mode, VSP3000 takes only one sample on the falling edge of CK1 for each input. Since only one sample is taken, CK2 is grounded in this operation. The input signal is DC-coupled in most cases. For example, for the red channel, RINP is the CIS signal input, and RINN is the CIS reference signal. The same applies to the green channel (GINP and GINN) and blue channel (BINP and BINN).
In this mode, three CDSs become CIS signal processing circuits (acting like a track-and-hold) to process three inputs simultaneously. Each CIS signal processing circuit consists of a 5 -bit PGA $(0 \mathrm{~dB}$ to $+13 \mathrm{~dB})$ and an 8 -bit offset DAC $(+50 \mathrm{mV}$ to $-150 \mathrm{mV})$. A 3 -to- 1 analog MUX follows the CIS signal processing circuits and feeds a high performance

12-bit A/D converter. The analog MUX can be programmed to cycle between red, green, and blue or blue, green, and red.

When the STRT signal is HIGH, the conversion is initiated on the rising edge of ADCCK. The STRT signal indicates the first sample for a scan line. When STRT goes LOW, the analog MUX is switched to the first sample of the sequence.
As specified in the " 3 -Channel CIS Mode" timing diagram, the falling edge of CK1 must be in the LOW period of ADCCK. If the falling edge of CK1 is in the HIGH period of ADCCK (note: ADCCK is for sampling the B Channel), the VSP3000 will not function properly.

## 1-CHANNEL CCD MODE

In this mode, the VSP3000 processes only one CCD signal. The CCD signal is AC-coupled to RINP, GINP, or BINP (as selected by the data in the Configuration Register). RINN, GINN, BINN are not used in this mode and should be grounded. The CLP signal enables internal biasing circuitry to clamp this input to a proper voltage so that internal CDS circuitry can work properly. The VSP3000 input may be applied as a DC-coupled input, which needs to be levelshifted to a proper DC level.

The CDS takes two samples of the incoming CCD signal. The CCD reference value is taken on the falling edge of CK1 and the CCD information is taken on the falling edge of CK2. These two samples are then subtracted by the CDS and the result is the CDS' output.
In this mode, only one of the three channels is enabled. Each CDS consists of a 5 -bit PGA ( 0 dB to +13 dB ) and an 8 -bit offset DAC $(+50 \mathrm{mV}$ to $-150 \mathrm{mV})$. A 3-to- 1 analog MUX is inserted between the CDSs and a high performance 12-bit A/ D converter. The analog MUX is not cycling between channels in this mode. Instead, the analog MUX is connected to a specific channel, depending on the data in the Configuration Register.

As specified in the "1-Channel CCD Mode" timing diagram, both the active period of $\mathrm{CK} 1\left(\mathrm{t}_{\mathrm{CK} 1 \mathrm{~B}}\right)$ and the active period of CK2 ( $\mathrm{t}_{\mathrm{CK} 2 \mathrm{~B}}$ ) must be in the LOW period of ADCCK. If it is in the HIGH period of ADCCK, the VSP3000 will not function properly.

## 1-CHANNEL CIS MODE

In this mode, the VSP3000 is operated as a 1-channel sampler and digitizer. Unlike the CDS mode, VSP3000 takes only one sample on the falling edge of CK1. Since only one sample is taken, CK2 is grounded in this operation. The input signal is DC-coupled in most cases. Here, the VSP3000 inputs are differential. For example, for the red channel, RINP is the CIS signal input, and RINN is the CIS reference signal. The same applies to the green channel (GINP and GINN) and blue channel (BINP and BINN).
In this mode, the CDS becomes a CIS signal processing circuit (acting like a track-and-hold). Each CIS signal processing circuit consists of a 5 -bit PGA $(0 \mathrm{~dB}$ to $+13 \mathrm{~dB})$ and an 8 -bit offset DAC $(+50 \mathrm{mV}$ to $-150 \mathrm{mV})$. A 3-to-1 analog MUX follows the CIS signal processing circuits and feeds a
high performance 12-bit A/D converter. The analog MUX is not cycling between channels in this mode. Instead, the analog MUX is connected to a specific channel, depending on the data in the Configuration Register.
As specified in the " 1 -Channel CIS Mode" timing diagram, the active period of CK1 ( $\mathrm{t}_{\mathrm{CK1B}}$ ) must be in the LOW period of ADCCK. If it is in the HIGH period of ADCCK, the VSP3000 will not function properly.

## ANALOG PGA

There is one analog PGA on each channel. Each analog PGA is controlled by a 5 -bit PGA gain register. The analog PGA gain varies from 1 to $4.44(0 \mathrm{~dB}$ to $+13 \mathrm{~dB})$. The transfer function of the PGA is:
Gain = 4/(4-0.1•X)
where X is the integer representation of the 5 -bit PGA gain register. Figure 1 shows the PGA transfer function plot.


FIGURE 1. PGA Transfer Function Plot.

## CHOOSING AC INPUT COUPLING CAPACITORS

The purpose of the input coupling capacitor is to isolate the DC output of the CCD array from affecting the VSP3000. The internal clamping circuitry restores the necessary DC component to the CCD output signal. The internal clamp voltage,
$\mathrm{V}_{\text {CLAMP }}$, is derived from the reference. $\mathrm{V}_{\text {CLAMP }}$ depends on the value of $\mathrm{V}_{\text {REF }}$; if $\mathrm{V}_{\text {REF }}$ is set to $1 \mathrm{~V}, \mathrm{~V}_{\text {CLAMP }}$ is 2.5 V and if $\mathrm{V}_{\text {REF }}$ is set to $1.5 \mathrm{~V}, \mathrm{~V}_{\text {CLAMP }}$ is 3 V . There are many factors that determine the size of the input coupling capacitors including CCD signal swing, voltage droop across the input capacitor since the last clamp interval, leakage current of the VSP3000 input circuitry, and the time period of CK1. Figure 2 shows a simplified equivalent circuit of the VSP3000 inputs. In this equivalent circuit, the input coupling capacitor, $\mathrm{C}_{\mathrm{IN}}$, and the sampling capacitor, $\mathrm{C}_{1}$, are constructed as a capacitor divider (during CK1). For AC analysis, op amp inputs are grounded. Therefore, the sampling voltage, $\mathrm{V}_{\mathrm{S}}$ (during CK1) is:

$$
\left.\mathrm{V}_{\mathrm{S}}=\left(\mathrm{C}_{\mathrm{IN}} / \mathrm{C}_{\mathrm{IN}}+\mathrm{C}_{1}\right)\right) \cdot \mathrm{V}_{\mathrm{IN}}
$$

From this equation, we see that a larger value of $\mathrm{C}_{\text {IN }}$ makes $\mathrm{V}_{\mathrm{S}}$ closer to $\mathrm{V}_{\text {IN }}$. In other words, the input signal $\mathrm{V}_{\text {IN }}$ will be attenuated less if $\mathrm{C}_{\text {IN }}$ is large. However, there is a disadvantage to using a large value of $\mathrm{C}_{\mathrm{IN}}$ : the larger the $\mathrm{C}_{\mathrm{IN}}$, the more dummy or optical black pixels must be used to restore the DC component of the input signal.


FIGURE 2. Equivalent Circuit of VSP3000 Inputs.

## CHOOSING $\mathrm{C}_{\text {max }}$ AND $\mathrm{C}_{\text {min }}$

As mentioned previously, a large $\mathrm{C}_{\mathrm{IN}}$ is preferable if there is enough time for the CLP signal to charge up $\mathrm{C}_{\mathrm{IN}}$. Typically, $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ of $\mathrm{C}_{\text {IN }}$ can be used for most cases. In order to optimize $\mathrm{C}_{\mathrm{IN}}$, the following two equations can be used to calculate $\mathrm{C}_{\mathrm{MAX}}$ and $\mathrm{C}_{\text {MIN }}$ :

$$
\mathrm{C}_{\mathrm{MAX}}=\left(\mathrm{t}_{\mathrm{CK} 1} \cdot \mathrm{~N}\right) /\left[\mathrm{R}_{\mathrm{SW}} \cdot \ln \left(\mathrm{~V}_{\mathrm{D}} / \mathrm{V}_{\mathrm{ERROR}}\right)\right]
$$

where, $\mathrm{t}_{\mathrm{CK} 1}$ is the time when both CK1 and CLP are HIGH and N is the number of black pixels, $\mathrm{R}_{\mathrm{SW}}$ is the total switch resistance, $\mathrm{V}_{\mathrm{D}}$ is the droop across $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{V}_{\text {ERROR }}$ is the difference between $\mathrm{V}_{\mathrm{S}}$ and $\mathrm{V}_{\text {CLAMP. }}$. The nominal value of $R_{S W}$ is $4 k \Omega$ plus the driver's impedance. 0.1 V should be tolerable for $\mathrm{V}_{\text {ERROR }}$ and still keep the VSP3000 working properly.

$$
\mathrm{C}_{\mathrm{MIN}}=\left(\mathrm{I} / \mathrm{V}_{\mathrm{ERROR}}\right) \cdot \mathrm{t}
$$

where, I is 10 nA , the typical leakage current of the VSP3000 input circuitry and t is the time between clamp pulses.

## PROGRAMMING THE VSP3000

The VSP3000 consists of three CCD or CIS channels and a 12bit A/D converter. Each channel (red, green, and blue) has its own 8-bit offset and 5-bit gain adjustable registers to be programmed by the user. There is also a 7-bit Configuration Register on-chip to program the different operation modes. These registers are as follows:

| ADDRESS |  |  |  |  |
| :---: | :---: | :---: | :--- | :--- |
| A2 | A1 | A0 | REGISTER |  |
| 0 | 0 | 0 |  | Configuration Register (7-Bit) |
| 0 | 0 | 1 |  | Red Channel Offset Register (8-Bit) |
| 0 | 1 | 0 |  | Green Channel Offset Register (8-Bit) |
| 0 | 1 | 1 |  | Blue Channel Offset Register (8-Bit) |
| 1 | 0 | 0 |  | Red Channel Gain Register (5-Bit) |
| 1 | 0 | 1 | Green Channel Gain Register (5-Bit) |  |
| 1 | 1 | 0 | Blue Channel Gain Reigster (5-Bit) |  |
| 1 | 1 | 1 | Reserved |  |

These Registers can be accessed by either the parallel or serial port. In the parallel mode, the address and data port are combined with the ADC data output pins. The data bus is assigned as D0 to D7 (pin 25 to pin 32) and the address bus is A0 to A2 (pin 33 to pin 35). In the serial mode, serial data (SD), serial clock (SCLK), and write signal (WRT pin for both parallel and serial writing) are assigned. The following table shows how to access these modes.

| $\overline{\mathbf{O E}}$ | $\mathbf{P} / \overline{\mathbf{S}}$ | MODE |
| :---: | :---: | :--- |
| 0 | 0 | A/D Data Output Enabled, Serial Mode Enabled |
| 0 | 1 | Prohibit Mode |
| 1 | 0 | A/D Data Output Disabled, Serial Mode Enabled |
| 1 | 1 | A/D Data Output Disabled, Parallel Mode Enabled |

## Configuration Register

The Configuration Register is designed as follows:

| BIT | LOGIC '0' | LOGIC ' 1 ' |
| :---: | :---: | :---: |
| D0 | CDS Mode | CIS Mode |
| D1 | $V_{\text {REF }}=1 \mathrm{~V}$ | $V_{\text {REF }}=1.5 \mathrm{~V}$ |
| D2 | Internal Reference | External Reference |
| D3 | 3-Channel, D4 and D5 Disabled | 1-Channel, D4 and D5 Enabled |
|  |  | D4 D5 |
|  |  | 00 Red Channel |
|  |  | 01 Green Channel |
|  |  | 10 Blue Channel |
|  |  | 11 XXXXXXXX |
| D6 | R > G > B MUX Sequence | $B>G>R M U X$ Sequence |
| D7 | XXXXXXXX | XXXXXXXX |

For Reading/Writing to the Configuration Register, the address will be:

$$
\mathrm{A} 2={ }^{\prime} 0 \text { ', } \mathrm{A} 1={ }^{\prime} 0 \text { ', and } \mathrm{A} 0=‘{ }^{\prime}
$$

Example:
A 3-channel CDS with internal reference $V_{\text {REF }}=1 \mathrm{~V}(2 \mathrm{~V}$ fullscale input), the mode will be:

$$
=>\mathrm{D} 0={ }^{\prime} 0 ', \mathrm{D} 1=` 0 ’ \text { and } \mathrm{D} 3={ }^{\prime} 0 '
$$

For this example, $\mathrm{V}_{\text {REF }}$ will be 1 V .
Bypass $\mathrm{V}_{\text {REF }}$ with $10 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ capacitors when internal reference mode is used.
Example:
A 1-channel CIS mode (red channel) with external 1.2 V reference:
$=>\mathrm{D} 0=' 1$ ', D1 = X, D2 = ' 1 ', D4 = '0' and D5 = '0'
For this example, $\mathrm{V}_{\text {REF }}$ will be an input pin, applied with 1.2 V . This input will set the full-scale input of the VSP3000 at 2.4 V .

## Offset Registers

Offset registers control the analog offset input to the channel prior to the PGA. There is an 8-bit Offset Register on each channel. The offset range varies from -150 mV to +50 mV . The Offset Register uses a Straight Binary code. All ' 0 's correspond to -150 mV and all ' 1 's correspond to +50 mV of the offset adjustment.

## PGA Gain Registers

The PGA Gain Registers control the analog gain to the channels prior to the A/D converter. There is a 5 -bit PGA Gain Register on each channel. The gain range varies from 1 to 4.44 ( 0 dB to +13 dB ). The PGA Gain Register is a Straight Binary code. All ' 0 's correspond to analog gain of 0 dB and all ' 1 's correspond to the analog gain of 13 dB .

## Offset and Gain Calibration Sequence

When the VSP3000 is powered on, it will be initialized as a 3 -channel CDS, 1 V internal ( 2 V full scale) reference mode with analog gain of 1 . This mode is commonly used for CCD scanner applications. The calibration procedure is done at the very beginning of the scan. Once calibration is done, registers on VSP3000 will keep this information (offset and gain for each channel) during the operation.
To calibrate the VSP3000, use the following procedure:
Step 1: Set the VSP3000 to the proper mode.
Step 2: Set analog PGA gain to 1 (code: 00 H ) and offset to 0mV (code: C0H).
Step 3: Scan a dark line.
Step 4: Calculate the pixel offsets according to the ADC output.
Step 5: Readjust input Offset Registers.
Step 6: Scan a white line.
Step 7: Calculate gain. It will be the ADC full scale divided by the ADC output when the white line is scanned.
Step 8: Set the Gain Register. If the ADC output is not close to full scale, go back to Step 3. The calibration is complete if the output is close to full scale.



[^0]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

