### 1.4A Switching Regulator with 5V, 100mA Linear Regulator with Watchdog, $\overline{R E S E T}$ and ENABLE

## Description

The CS5112 is a dual output power supply integrated circuit. It contains a 5 V $\pm 2 \%, 100 \mathrm{~mA}$ linear regulator, a watchdog timer, a linear output voltage monitor to provide a Power On Reset (POR) and a 1.4A current mode PWM switching regulator.
The 5V linear regulator is comprised of an error amplifier, reference, and supervisory functions. It has low internal supply current consumption and provides 1.2 V (typical) dropout voltage at maximum load current.
The watchdog timer circuitry monitors an input signal (WDI) from the microprocessor. It responds to the falling edge of this watchdog signal. If a correct watchdog signal is not received within the externally programmable time, a reset signal is issued.
The externally programmable active reset circuit operates correctly for an output voltage $\left(\mathrm{V}_{\mathrm{LIN}}\right)$ as low as 1 V . During power up, or if the output voltage shifts
below the regulation limit, $\overline{\text { RESET }}$ toggles low and remains low for the duration of the delay after proper output voltage regulation is restored. Additionally a reset pulse is issued if the correct watchdog is not received within the programmed time. Reset pulses continue until the correct watchdog signal is received. The reset pulse width and frequency, as well as the Power On Reset delay, are set by one external RC network.

The current mode PWM switching regulator is comprised of an error amplifier with selectable feedback inputs, a current sense amplifier, an adjustable oscillator, and a 1.4 A output power switch with anti-saturation control. The switching regulator can be configured in a variety of topologies.
The CS5112 is load dump capable and has protection circuitry which includes current limit on the linear and switcher outputs, and an overtemperature limiter.

Logic Inputs/ Outputs ( $\overline{\text { ENABLE }}$, SELECT, WDI, $\overline{\text { RESET }}$ ) ..... 0 .3 V to $\mathrm{V}_{\mathrm{LIN}}$
$\mathrm{V}_{\mathrm{LIN}}$. ..... -0.3 V to 10 V
$\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\text {REG: }}$
DC Input Voltage ..... -0.3 V to 26 V
Peak Transient Voltage (26V Load Dump @ 14V VIN ..... -0.3 V to 40 V
$\mathrm{V}_{\text {SW }}$ Peak Transient Voltage ..... 54 V
$\mathrm{C}_{\mathrm{OSC}}, \mathrm{C}_{\text {Delay }}$ COMP, $\mathrm{V}_{\mathrm{FB} 1}, \mathrm{~V}_{\mathrm{FB} 2}$ ..... -0.3 V to $\mathrm{V}_{\mathrm{LIN}}$
Power Dissipation. Internally Limited
$\mathrm{V}_{\text {LIN }}$ Output Current Internally Limited
$\mathrm{V}_{\text {SW }}$ Output Current Internally Limited
RESET Output Sink Current ..... 5 mA
ESD Susceptibility (Human Body Model) ..... 2 kV
ESD Susceptibility (Machine Model). ..... 200V
Storage Temperature. ..... -65 to $150^{\circ} \mathrm{C}$
Lead Temperature Soldering: Reflow (SMD styles only) .60 sec . max above $183^{\circ} \mathrm{C}, 230^{\circ} \mathrm{C}$ peak
Electrical Characteristics: $5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 26 \mathrm{~V}$ and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 150^{\circ} \mathrm{C},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, $\mathrm{C}_{\text {OUT }}=100 \mu \mathrm{~F}$ (ESR $\leq 8 \Omega$ ), $C_{\text {Delay }}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\text {BIAS }}=64.9 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{OSC}}=390 \mathrm{pF}, \mathrm{C}_{\mathrm{COMP}}=0.1 \mu \mathrm{~F}$; unless otherwise specified.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

## General

| $\mathrm{I}_{\text {IN }}$ Off Current | $6.6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 26 \mathrm{~V}, \mathrm{I}_{\text {SW }}=0 \mathrm{~A}$ |  |  | 2.0 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {IN }}$ On Current | $6.6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 26 \mathrm{~V}, \mathrm{I}_{\text {SW }}=1.4 \mathrm{~A}$ |  | 30 | 70 | mA |
| $\mathrm{I}_{\text {REG }}$ Current | $\mathrm{I}_{\text {LIN }}=100 \mathrm{~mA}, 6.6 \mathrm{~V} \leq \mathrm{V}_{\text {REG }} \leq 26 \mathrm{~V}$ |  |  | 6 | mA |
| Thermal Limit | Guaranteed by design | 160 |  | 210 | ${ }^{\circ} \mathrm{C}$ |


| $\mathrm{V}_{\text {LIN }}$ Output Voltage | $6.6 \mathrm{~V} \leq \mathrm{V}_{\text {REG }} \leq 26 \mathrm{~V}, 1 \mathrm{~mA} \leq \mathrm{I}_{\text {LIN }} \leq 100 \mathrm{~mA}$ | 4.9 | 5.0 | 5.1 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Dropout Voltage | $\left(\mathrm{V}_{\text {REG }}-\mathrm{V}_{\text {LIN }}\right) @ \mathrm{I}_{\text {LIN }}=100 \mathrm{~mA}$ |  | 1.2 | 1.5 | V |
| Line Regulation | $6.6 \mathrm{~V} \leq \mathrm{V}_{\text {REG }} \leq 26 \mathrm{~V}, \mathrm{I}_{\text {LIN }}=5 \mathrm{~mA}$ |  | 5 | 25 | mV |
| Load Regulation | $\mathrm{V}_{\text {REG }}=19 \mathrm{~V}, 1 \mathrm{~mA} \leq \mathrm{I}_{\text {LIN }} \leq 100 \mathrm{~mA}$ |  | 5 | 25 | mV |
| Current Limit | $6.6 \mathrm{~V} \leq \mathrm{V}_{\text {REG }} \leq 26 \mathrm{~V}$ | 120 |  |  | mA |
| DC Ripple Rejection | $14 \mathrm{~V} \leq \mathrm{V}_{\text {REG }} \leq 24 \mathrm{~V}$ | 60 | 75 |  | dB |



Electrical Characteristics: $5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 26 \mathrm{~V}$ and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 150^{\circ} \mathrm{C},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}, \mathrm{C}_{\text {OUT }}=100 \mu \mathrm{~F}$ (ESR $\leq 8 \Omega$ ), $\mathrm{C}_{\text {Delay }}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{BIAS}}=64.9 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{OSC}}=390 \mathrm{pF}, \mathrm{C}_{\mathrm{COMP}}=0.1 \mu \mathrm{~F}$; unless otherwise specified.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\square$ Watchdog Input (WDI) |  |  |  |  |  |
| VIH | Peak WDI needed to activate $\overline{\text { RESET }}$ |  |  | 2.0 | V |
| VIL |  | 0.8 |  |  | V |
| Hysteresis | Note 1 | 25 | 50 |  | mV |
| Pull-Up Resistor | WDI $=0 \mathrm{~V}$ | 20 | 50 | 100 | k $\Omega$ |
| Low Threshold |  | 6.25 | 8.78 | 11.0 | ms |
| Floating Input Voltage |  | 3.5 |  |  | V |
| WDI Pulse Width |  |  |  | 5 | us |


|  |  |  |  | 5.0 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| Switching Frequency | Refer to Figure 1d. | 80 | 95 | 110 | kHz |
| Switch Saturation Voltage | $\mathrm{I}_{\text {SW }}=1.4 \mathrm{~A}$ | 0.7 | 1.1 | 1.6 | V |
| Output Current Limit |  | 1.4 |  | 2.5 | A |
| Max Switching Frequency | $\mathrm{V}_{\mathrm{SW}}=7.5 \mathrm{~V}$ with $50 \Omega$ load, Refer to Figure 1d. | 120 |  |  | kHz |
| $\mathrm{V}_{\mathrm{FB} 1}$ Regulation Voltage |  | 1.206 | 1.25 | 1.294 | V |
| $\mathrm{V}_{\mathrm{FB} 2}$ Regulation Voltage |  | 1.206 | 1.25 | 1.294 | V |
| $\mathrm{V}_{\mathrm{FB} 1}, \mathrm{~V}_{\mathrm{FB} 2}$ Input Current | $\mathrm{V}_{\mathrm{FB} 1}=\mathrm{V}_{\mathrm{FB} 2}=5 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Oscillator Charge Current | $\mathrm{C}_{\text {OSC }}=0 \mathrm{~V}$ | 35 | 40 | 45 | $\mu \mathrm{A}$ |
| Oscillator Discharge Current | $\mathrm{C}_{\text {OSC }}=4 \mathrm{~V}$ | 270 | 320 | 370 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {Delay }}$ Charge Current | $C_{\text {Delay }}=0 \mathrm{~V}$ | 35 | 40 | 45 | $\mu \mathrm{A}$ |
| Switcher Max Duty Cycle | $\begin{aligned} & \mathrm{V}_{\mathrm{SW}}=5 \mathrm{~V} \text { with } 50 \Omega \text { load, } \\ & \mathrm{V}_{\mathrm{FB} 1}=\mathrm{V}_{\mathrm{FB} 2}=1 \mathrm{~V} \end{aligned}$ | 72 | 85 | 95 | \% |
| Current Sense Amp Gain | $\mathrm{I}_{\text {SW }}=2.3 \mathrm{~A}$ |  | 7 |  |  |
| Error Amp DC Gain |  |  | 67 |  | dB |
| Error Amp Transconductance |  |  | 2700 |  | $\mu \mathrm{A} / \mathrm{V}$ |


| VIL | 0.8 | 1.24 |  | V |
| :---: | :---: | :---: | :---: | :---: |
| VIH |  | 1.30 | 2.0 | V |
| Hysteresis |  | 60 |  | mV |
| Input Impedance | 10 | 20 | 40 | $k \Omega$ |

## - Select Input

| VIL (Selects $\mathrm{V}_{\mathrm{FB} 1}$ ) | $4.9 \leq \mathrm{V}_{\mathrm{LIN}} \leq 5.1$ | 0.8 | 1.25 |  | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| VIH (Selects $\mathrm{V}_{\mathrm{FB} 2}$ ) | $4.9 \leq \mathrm{V}_{\mathrm{LIN}} \leq 5.1$ |  | 1.25 | 2.0 | V |
| SELECT Pull-Up | $\mathrm{SELECT}=0 \mathrm{~V}$ | 10 | 24 | 50 | $\mathrm{k} \Omega$ |
| Floating Input Voltage |  | 3.5 | 4.5 |  | V |

Note 1: Guaranteed by Design, not $100 \%$ tested in production.

| Package Lead Description |  |  |
| :---: | :---: | :---: |
| PACKAGE LEAD \# | LEAD SYMBOL | FUNCTION |
| 24 Lead SO Wide |  |  |
| 1 | $\mathrm{V}_{\text {IN }}$ | Supply Voltage. |
| 2,3 | NC | No connection. |
| 4 | $\mathrm{V}_{\text {SW }}$ | Collector of NPN power switch for switching regulator section. |
| 5,6,7,8,17,18,19,20 | Gnd | Connected to the heat removing leads. |
| 9 | $\mathrm{V}_{\text {FB1 }}$ | Feedback input voltage 1 (referenced to 1.25 V ) |
| 10 | $\mathrm{V}_{\text {FB2 }}$ | Feedback input voltage 2 (referenced to 1.25 V ) |
| 11 | SELECT | Logic level input that selects either $\mathrm{V}_{\mathrm{FB} 1}$ or $\mathrm{V}_{\mathrm{FB} 2}$. An open selects $\mathrm{V}_{\mathrm{FB} 2}$. Connect to Gnd to select $\mathrm{V}_{\mathrm{FB} 1}$. |
| 12 | COMP | Output of the transconductance error amplifier. |
| 13 | Cosc | A capacitor connected to Gnd sets the switching frequency. Refer to Figure 1d. |
| 14 | WDI | Watchdog input. Active on falling edge. |
| 15 | $\mathrm{C}_{\text {Delay }}$ | A capacitor connected to Gnd sets the Power On Reset and Watchdog time. |
| 16 | $\overline{\text { RESET }}$ | $\overline{\text { RESET }}$ output. Active low if $\mathrm{V}_{\text {LIN }}$ is below the regulation limit. If watchdog timeout is reached, a reset pulse train is issued. |
| 21 | $\mathrm{I}_{\text {BIAS }}$ | A resistor connected to Gnd sets internal bias currents as well as the $\mathrm{C}_{\mathrm{OSC}}$ and $\mathrm{C}_{\text {Delay }}$ charge currents. |
| 22 | $\mathrm{V}_{\text {LIN }}$ | Regulated 5 V output from the linear regulator section. |
| 23 | $\mathrm{V}_{\text {REG }}$ | Input voltage to the linear regulator and the internal supply circuitry. |
| 24 | ENABLE | Logic level input to shut down the switching regulator. |

Typical Performance Characteristics


Figure 1a. 5V Regulator Bias Current vs. Load Current.


Figure 1c. Switch Saturation Voltage.


Figure 1b. Supply Current vs. Switch Current.


Figure 1d. Oscillator Frequency (kHz) vs. $\mathrm{C}_{\mathrm{OSC}}(\mathrm{pF})$, assuming $\mathrm{R}_{\text {BIAs }}=$ $64.9 \mathrm{k} \Omega$.


Figure 2. Block diagram of 5V linear regulator portion of the CS5112.

## 5V Linear Regulator

The 5V linear regulator consists of an error amplifier, bandgap voltage reference, and a composite pass transistor. The 5V linear regulator circuitry is shown in Figure 2. When an unregulated voltage greater than 6.6 V is applied to the $\mathrm{V}_{\text {REG }}$ input, a 5 V regulated DC voltage will be present at $\mathrm{V}_{\mathrm{LIN}}$. For proper operation of the 5 V linear regulator, the $\mathrm{I}_{\text {BIAS }}$ lead must have a $64.9 \mathrm{k} \Omega$ pull down resistor to ground. A $100 \mu \mathrm{~F}$ or larger capacitor with an ESR $<8 \Omega$ must be connected between $\mathrm{V}_{\text {LIN }}$ and ground. To operate the 5 V linear regulator as an independent regulator (i.e. separate from the switching supply), the input voltage must be tied to the $V_{\text {REG }}$ lead.
As the voltage at the $V_{\text {REG }}$ input is increased, $Q_{1}$ is turned on. $Q_{1}$ provides base drive for $Q_{2}$ which in turn provides base current for $Q_{3}$. As $Q_{3}$ is turned on, the output voltage, $\mathrm{V}_{\mathrm{LIN}}$, begins to rise as $\mathrm{Q}_{3}{ }^{\prime}$ s output current charges the output capacitor, Cout. Once $\mathrm{V}_{\text {LIN }}$ rises to a certain level, the error amplifier becomes biased and provides the appropriate amount of base current to $\mathrm{Q}_{1}$. The error amplifier monitors the scaled output voltage via an internal voltage divider, $R_{2}$ through $R_{5}$, and compares it to the bandgap voltage reference. The error amplifier output or error signal is an output current equal to the error amplifier's input differential voltage times the transconductance of the amplifier. Therefore, the error amplifier varies the base current to $Q_{1}$, which provides bias to $Q_{2}$ and $Q_{3}$, based on the difference between the reference voltage and the scaled $\mathrm{V}_{\mathrm{LIN}}$ output voltage.

## Control Functions

The watchdog timer circuitry monitors an input signal (WDI) from the microprocessor. It responds to the falling edge of this watchdog signal which it expects to see within an externally programmable time (see Figure 3).
The watchdog time is given by:

$$
\mathrm{t}_{\mathrm{WDI}}=1.353 \times \mathrm{C}_{\text {Delay }} \mathrm{R}_{\text {BIAS }}
$$

Using $\mathrm{C}_{\text {Delay }}=0.1 \mu \mathrm{~F}$ and $\mathrm{R}_{\text {BIAS }}=64.9 \mathrm{k} \Omega$ gives a time ranging from 6.25 ms to 11 ms assuming ideal components. Based on this, the software must be written so that the watchdog arrives at least every 6.25 ms . In practice, the tolerance of $\mathrm{C}_{\text {Delay }}$ and $\mathrm{R}_{\text {BIAS }}$ must be taken into account when calculating the minimum watchdog time ( $\mathrm{t}_{\text {WDI }}$ ).


Figure 3. Timing diagram for normal regulator operation.


Figure 4. Timing diagram when WDI fails to appear within the preset time interval, $\mathrm{t}_{\text {WDI }}$.

## Circuit Description: continued

If a correct watchdog signal is not received within the specified time a reset pulse train is issued until the correct watchdog signal is received. The nominal reset signal in this case is a 5 volt square wave with a $50 \%$ duty cycle as shown in Figure 4.
The $\overline{\text { RESET }}$ signal frequency is given by:

$$
f_{\mathrm{RESET}}=\frac{1}{2\left(\mathrm{t}_{\mathrm{WDI}}\right)}
$$

The Power On Reset (POR) and low voltage $\overline{\text { RESET }}$ use the same circuitry and issue a reset when the linear output voltage is below the regulation limit. After $\mathrm{V}_{\text {LIN }}$ rises above the minimum specified value, $\overline{\text { RESET }}$ remains low for a fixed period $t_{\text {POR }}$ as shown in Figure 5.
The POR delay ( $\mathrm{t}_{\mathrm{POR}}$ ) is given by:

$$
\mathrm{t}_{\text {POR }}=1.353 \times \mathrm{C}_{\text {Delay }} \mathrm{R}_{\text {BIAS }}
$$



Figure 5 a . The power on reset time interval $\left(\mathrm{t}_{\text {POR }}\right)$ begins when $\mathrm{V}_{\text {LIN }}$ rises above 4.45 V (typical).


Figure 5b. $\overline{\text { RESET }}$ signal is issued whenever $\mathrm{V}_{\text {LIN }}$ falls below 4.25 V (typical).

## Current Mode PWM Switching Circuitry

The current mode PWM switching voltage regulator contains an error amplifier with selectable feedback inputs, a current sense amplifier, an adjustable oscillator and a 1.4A output power switch with antisaturation control. The switching regulator and external components, connected in a boost configuration, are shown in Figure 6.

The switching regulator begins operation when $\mathrm{V}_{\text {REG }}$ and $\mathrm{V}_{\text {IN }}$ are raised above 5 volts. $\mathrm{V}_{\text {REG }}$ is required since the switching supply's control circuitry is powered through $\mathrm{V}_{\mathrm{LIN}} . \mathrm{V}_{\text {IN }}$ supplies the base drive to the switcher output transistor.
The output transistor turns on when the oscillator starts to charge the capacitor on Cosc. The output current will develop a voltage drop across the internal sense resistor $\left(\mathrm{R}_{\mathrm{S}}\right)$. This voltage drop produces a proportional voltage at the output of the current sense amplifier, which is compared to the output of the error amplifier. The error amplifier generates an output voltage which is proportional to the difference between the scaled down output boost voltage ( $\mathrm{V}_{\mathrm{FB} 1}$ or $\mathrm{V}_{\mathrm{FB} 2}$ ) and the internal bandgap voltage reference. Once the current sense amplifier output exceeds the error amplifier's output voltage, the output transistor is turned off.
The energy stored in the inductor during the output transistor on time is transferred to the load when the output transistor is turned off. The output transistor is turned back on at the next rising edge of the oscillator. On a cycle by cycle basis, the current mode controller in a discontinuous mode of operation charges the inductor to the appropriate amount of energy, based on the energy demand of the load. Figure 7 shows the typical current and voltage waveforms for a boost supply operating in the discontinuous mode.

## NOTES:

1. Refer to Figure 1d to determine oscillator frequency.
2. The switching regulator can be disabled by providing a logic high at the ENABLE input.
3. The boost output voltage can be controlled dynamically by the feedback select input. If select is open, $\mathrm{V}_{\mathrm{FB} 2}$ is selected. If select is low, then $V_{\mathrm{FB} 1}$ is selected.

## Protection Circuitry

The current out of $V_{\text {LIN }}$ is sensed in order to limit excessive power dissipation in the linear output transistor over the output range of 0 V to regulation. Also, the current into $\mathrm{V}_{\mathrm{SW}}$ is sensed in order to provide the current limit function in the switcher output transistor.
If the die temperature is increased above $160^{\circ} \mathrm{C}$, either due to excessive ambient temperature or excessive power dissipation, the drive to the linear output transistor is reduced proportionally with increasing die temperature. Therefore, $\mathrm{V}_{\text {LIN }}$ will decrease with increasing die temperature above $160^{\circ} \mathrm{C}$. Since the switcher control circuitry is powered through $\mathrm{V}_{\mathrm{LIN}}$, the switcher performance, including current limit, will be affected by the decrease in $\mathrm{V}_{\text {LIN }}$.


Figure 6: Block diagram of the 1.4A current mode control switching regulator portion of the CS5112 in a boost configuration.

## Application Notes

## Design Procedure for Boost Topology

This section outlines a procedure for designing a boost switching power supply operating in the discontinuous mode.

## Step 1

Determine the output power required by the load.

$$
\begin{equation*}
\mathrm{P}_{\text {OUT }}=\mathrm{I}_{\text {OUT }} \mathrm{V}_{\text {OUT }} \tag{1}
\end{equation*}
$$

## Step 2

Choose Cosc based on the target oscillator frequency with an external resistor value, $\mathrm{R}_{\text {BIAS }}=64.9 \mathrm{k} \Omega$. (See Figure 1d).


Figure 7: Voltage and current waveforms for boost topology in CS5112.

## Step 3

Next select the output voltage feedback sense resistor divider as follows (Figure 8).
For $\mathrm{V}_{\mathrm{FB} 1}$ active, choose a value for $\mathrm{R}_{1}$ and then solve for $\mathrm{R}_{\mathrm{EQ}}$ where:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{EQ}}=\frac{\mathrm{R}_{1}}{\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{FB} 1}}-1} \tag{3a}
\end{equation*}
$$

For $V_{\text {FB2 }}$ active, find:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{FB} 1}=\mathrm{V}_{\mathrm{OUT}}\left(\frac{\mathrm{R}_{\mathrm{EQ}}}{\mathrm{R}_{1}+\mathrm{R}_{\mathrm{EQ}}}\right), \tag{3b}
\end{equation*}
$$

and then calculate $\mathrm{R}_{2}$ where:


Figure 8. Feedback sense resistor divider connected between $\mathrm{V}_{\mathrm{OUT}}$ and ground.

$$
\mathrm{R}_{2}=\frac{\mathrm{V}_{\mathrm{R} 2}}{\mathrm{I}_{\mathrm{R} 2}}=\frac{\mathrm{V}_{\mathrm{FB} 1}-\mathrm{V}_{\mathrm{FB} 2}}{\mathrm{~V}_{\mathrm{FB} 1} / \mathrm{R}_{\mathrm{EQ}}}
$$

Then find $R_{3}$, where:

$$
\begin{equation*}
\mathrm{R}_{3}=\mathrm{R}_{\mathrm{EQ}}-\mathrm{R}_{2} \tag{3d}
\end{equation*}
$$

Step 4
Determine the maximum on time at the minimum oscillator frequency and $\mathrm{V}_{\mathrm{IN}}$. For discontinuous operation, all of the stored energy in the inductor is transferred to the load prior to the next cycle. Since the current through the inductor cannot change instantaneously and the inductance is constant, a volt-second balance exists between the on time and off time. The voltage across the inductor during the on cycle is $\mathrm{V}_{\text {IN }}$ and the voltage across the inductor during the off cycle is $\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {IN }}$. Therefore:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{IN}} \mathrm{t}_{\mathrm{on}}=\left(\mathrm{V}_{\mathrm{OUT}}-\mathrm{V}_{\mathrm{IN}}\right) \mathrm{t}_{\text {off }} \tag{4a}
\end{equation*}
$$

where the maximum on time is:

$$
\begin{equation*}
\mathrm{t}_{\mathrm{on}(\max )} \approx\left[1-\frac{\mathrm{V}_{\mathrm{IN}(\min )}}{\mathrm{V}_{\mathrm{OUT}(\max )}}\right]\left[\frac{1}{\mathrm{f}_{\mathrm{SW}(\min )}}\right] \tag{4b}
\end{equation*}
$$

## Step 5

Calculate the maximum inductance allowed for discontinuous operation:

$$
\begin{equation*}
\mathrm{L}_{(\max )}=\frac{\mathrm{f}_{\mathrm{SW}(\min )} \mathrm{V}_{\mathrm{IN}}{ }^{2}(\min ) \mathrm{t}_{\mathrm{on}}{ }^{2}(\max )}{2 \mathrm{P}_{\mathrm{OUT}} / \eta} \tag{5}
\end{equation*}
$$

where $\eta=$ efficiency.
Usually $\eta=0.75$ is a good starting point. The IC's power dissipation should be calculated after the peak current has been determined in Step 6. If the efficiency is less than originally assumed, decrease the efficiency and recalculate the maximum inductance and peak current.

## Step 6

Determine the peak inductor current at the minimum inductance, minimum $\mathrm{V}_{\mathrm{IN}}$ and maximum on time to make sure the inductor current doesn't exceed 1.4A.

$$
\begin{equation*}
\mathrm{I}_{\mathrm{pk}}=\frac{\mathrm{V}_{\mathrm{IN}(\min )} \mathrm{t}_{\mathrm{on}(\max )}}{\mathrm{L}_{(\min )}} \tag{6}
\end{equation*}
$$

## Step 7

Determine the minimum output capacitance and maximum ESR based on the allowable output voltage ripple.

$$
\begin{align*}
\mathrm{C}_{\mathrm{OUT}(\min )} & =\frac{\mathrm{I}_{\mathrm{pk}}}{8 \mathrm{f} \Delta \mathrm{~V}_{\text {ripple }}}  \tag{7a}\\
\mathrm{ESR}_{(\min )} & =\frac{\Delta \mathrm{V}_{\text {ripple }}}{\mathrm{I}_{\mathrm{pk}}} \tag{7b}
\end{align*}
$$

In practice, it is normally necessary to use a larger capacitance value to obtain a low ESR. By placing capacitors in parallel, the equivalent ESR can be reduced.

## Step 8

Compensate the feedback loop to guarantee stability under all operating conditions. To do this, we calculate the modulator gain and the feedback resistor network attenuation and set the gain of the error amplifier so that the
overall loop gain is 0 dB at the crossover frequency, $\mathrm{f}_{\mathrm{CO}}$. In addition, the gain slope should be $-20 \mathrm{~dB} /$ decade at the crossover frequency.
The low frequency gain of the modulator (i.e. error amplifier output to output voltage) is:

$$
\begin{equation*}
\frac{\Delta \mathrm{V}_{\mathrm{OUT}}}{\Delta \mathrm{~V}_{\mathrm{EA}}}=\frac{\mathrm{I}_{\mathrm{pk}(\max )}}{\mathrm{V}_{\mathrm{EA}(\max )}} \sqrt{\frac{\mathrm{R}_{\mathrm{Load}} \mathrm{~L} \mathrm{f}}{2}}, \tag{8a}
\end{equation*}
$$

where

$$
\mathrm{I}_{\mathrm{pk}(\max )}=\frac{\mathrm{V}_{\mathrm{EA}(\max )} / \mathrm{G}_{\mathrm{CSA}}}{\mathrm{R}_{\mathrm{S}}}=\frac{(2.4 \mathrm{~V}) /(7)}{150 \mathrm{~m} \Omega}=2.3 \mathrm{~A}
$$

The $\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{EA}}$ transfer function has a pole at:

$$
\begin{equation*}
\mathrm{f}_{\mathrm{p}}=1 /\left(\pi \mathrm{R}_{\mathrm{Load}} \mathrm{C}_{\mathrm{OUT}}\right) \tag{8b}
\end{equation*}
$$

and a zero due to the output capacitor's ESR at:

$$
\begin{equation*}
\mathrm{f}_{\mathrm{z}}=1 /\left(2 \pi \mathrm{ESR} \mathrm{C}_{\mathrm{OUT}}\right) \tag{8c}
\end{equation*}
$$

Since the error amplifier reference voltage is 1.25 V , the output voltage must be divided down or attenuated before being applied to the input of the error amplifier. The feedback resistor divider attenuation is:

$$
\frac{1.25 \mathrm{~V}}{\mathrm{~V}_{\mathrm{OUT}}}
$$

The error amplifier in the CS5112 is an operational transconductance amplifier (OTA), with a gain given by:

$$
\begin{equation*}
\mathrm{G}_{\mathrm{OTA}}=\mathrm{gm} \mathrm{Z}_{\mathrm{OUT}} \tag{8d}
\end{equation*}
$$

where:

$$
\begin{equation*}
\mathrm{gm}=\frac{\Delta \mathrm{I}_{\mathrm{OUT}}}{\Delta \mathrm{~V}_{\mathrm{IN}}} . \tag{8e}
\end{equation*}
$$

For the CS5112, gm $=2700 \mu \mathrm{~A} / \mathrm{V}$ typical.
One possible error amplifier compensation scheme is shown in Figure 9. This gives the error amplifier a gain plot as shown in Figure 10.

For the error amplifier gain shown in Figure 10, a low frequency pole is generated by the error amplifier output impedance and $C_{1}$. This is shown by the line $A B$ with a 20dB/ decade slope in Figure 12. The slope changes to zero at point $B$ due to the zero at:

$$
\begin{equation*}
f_{z}=1 /\left(2 \pi R_{4} C_{1}\right) . \tag{8f}
\end{equation*}
$$



Figure 9. RC network used to compensate the error amplifier (OTA).


Figure 10. Bode plot of error amplifier (OTA) gain and modulator gain added to the feedback resistor divider attenuation.

A pole at point C:

$$
\begin{equation*}
\mathrm{f}_{\mathrm{p}}=1 /\left(\pi \mathrm{R}_{4} \mathrm{C}_{2}\right) \tag{8g}
\end{equation*}
$$

offsets the zero set by the ESR of the output capacitors.
An alternative scheme uses a single capacitor as shown in Figure 11, to roll the gain off at a relatively low frequency.


Figure 11. A typical application diagram with external components configured in a boost topology.

## Step 9

Finally the watchdog timer period and Power on Reset time is determined by:

$$
\begin{equation*}
t_{\text {Delay }}=1.353 \times \mathrm{C}_{\text {Delay }} \mathrm{R}_{\text {BIAS }} . \tag{9}
\end{equation*}
$$

## Linear Regulator Output Current vs. Input Voltage




Figure 12: The shaded area shows the safe operating area of the CS5112 as a function of $\mathrm{I}_{\text {LIN }}, \mathrm{V}_{\text {REG }}$, and $\Theta_{\mathrm{JA}}$. Refer to the table below for typical loads and voltages.

| $V_{\text {REG }}$ <br> (V) | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \\ & (\mathrm{~V}) \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{LIN}} \\ & (\mathrm{~mA}) \end{aligned}$ | Linear Power Dissipation <br> (W) | Worst Case Switcher Power Available $\left(\Theta_{J A}=55^{\circ} \mathrm{C} / \mathrm{W}\right)$ <br> (W) | Worst Case Switcher Power Available ( $\Theta_{\mathrm{JA}}=35^{\circ} \mathrm{C} / \mathrm{W}$ ) <br> (W) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 20 | 14 | 25 | 0.44 | 0.74 | 1.42 |
| 20 | 14 | 50 | 0.83 | 0.35 | 1.03 |
| 20 | 14 | 75 | 1.22 | * | 0.64 |
| 20 | 14 | 100 | 1.60 | * | 0.26 |
| 25 | 14 | 25 | 0.60 | 0.58 | 1.26 |
| 25 | 14 | 50 | 1.11 | 0.07 | 0.75 |
| 25 | 14 | 75 | 1.62 | * | 0.24 |
| 25 | 14 | 100 | 2.14 | * | * |

[^0]Package Specification

| Lead Count | D |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Metric |  | English |  |
|  | Max | Min | Max | Min |
| 24 Lead SO Wide (internally fused leads) | 15.60 | 15.20 | . 614 | . 598 |

PACKAGE THERMAL DATA

| Thermal <br> Data |  | 24 Lead SO Wide <br> (internally fused leads) |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\Theta \mathrm{JC}}$ | typ |  |  |
| $\mathrm{R}_{\Theta \mathrm{JA}}$ | typ | 9 |  |

## Surface Mount Wide Body (DW); 300 mil wide




REF: JEDEC MS-013


## Ordering Information

| $\frac{\text { Part Number }}{\text { CS5112EDWF24 }}$ |  | Description |
| :---: | :--- | :--- |
| CS5112EDWFR24 | 24 Lead SO Wide <br> (internally fused leads) |  |
|  | 24 Lead SO Wide <br> (internally fused leads) (tape \& reel) |  |

Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.


[^0]:    * Subjecting the CS5112 to these conditions will exceed the maximum total power that the part can handle, thereby forcing it into thermal limit.

