# MD- CS5651 <br>  <br> \section*{High Performance Dual Channel Current Mode Controller with ENABLE} 

## Description

The CS5651 is a high performance, fixed frequency, dual current mode controller specifically designed for Off-Line and DC to DC converter applications. It offers the designer a cost effective solution with minimal external components. This integrated circuit features a unique oscillator for precise duty cycle limit and frequency control, a temperature compensated reference, two high gain error amplifiers, two current sensing comparators, and two high
current totem pole outputs ideally suited for driving power MOSFETs. One of the outputs, $\mathrm{V}_{\mathrm{OUT}_{2}}$ is switchable via the ENABLE 2 pin.
Also included are protective features consisting of input and reference undervoltage lockouts, each with hysteresis; cycle-by-cycle current limiting; and a latch for single pulse metering of each output.
The CS5651 is pin compatible with the MC34065H.

Block Diagram


## Features

Oscillator has Precise Duty Cycle Limit and Frequency Control

- 500kHz Current Mode Operation
- Automatic Feed Forward Compensation
- Separate Latching PWMs for Cycle-By-Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- Switchable Second Output
- Two High Current Totem Pole Outputs
- Input Undervoltage Lockout with Hysteresis


## Package Options

16L PDIP \& SO Wide


Cherry
SemiconductorOutput Current, Source or Sink (Note 1)400 mA
Output Energy (capacitive load per cycle) ..... $.5 .0 \mu \mathrm{~J}$Current Sense, Enable and Voltage-0.3 to +5.5 VFeedback Inputs
Sync Input
High State (Voltage) ..... 5.5V
Low State (Reverse Current) ..... $-5.0 \mathrm{~mA}$
Error Amp Output Sink Current ..... 10 mA
Storage Temperature Range ..... -65 to $+150^{\circ} \mathrm{C}$
Operating Junction Temperature ..... $+150^{\circ} \mathrm{C}$
Lead Temperature Soldering
Wave Solder (through hole styles only) 10 sec . max, $260^{\circ} \mathrm{C}$ peak
Reflow (SMD styles only) 60 sec. max above $183^{\circ} \mathrm{C}, 230^{\circ} \mathrm{C}$ peak

Electrical Characteristics: $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=8.2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{T}}=3.3 \mathrm{nF}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ [Note 2], unless otherwise specified.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ■ Reference Section |  |  |  |  |  |
| Reference Output Voltage, $\mathrm{V}_{\mathrm{REF}}$ | $\mathrm{I}_{\text {OUT }}=1.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 4.9 | 5.0 | 5.1 | V |
| Line Regulation | $11 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 15 \mathrm{~V}$ |  | 2.0 | 20.0 | mV |
| Load Regulation | $1.0 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{OUT}} \leq 10 \mathrm{~mA}$ |  | 3.0 | 25.0 | mV |
| Total Output Variation over Line, Load and Temperature |  | 4.85 |  | 5.15 | V |
| Output Short Circuit Current |  | 30 | 100 |  | mA |
| - Oscillator and PWM Sections |  |  |  |  |  |
| Total Frequency Variation over Line and Temperature | $11 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 15 \mathrm{~V}, \mathrm{~T}_{\text {low }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {high }}$ | 46.5 | 49.0 | 51.5 | kHz |
| Frequency Change with Voltage | $11 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 15 \mathrm{~V}$ |  | 0.2 | 1.0 | \% |
| Duty Cycle at each Output | Maximum | 46.0 | 49.5 | 52.0 | \% |
| SYNC Current | High State $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ Low State $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ |  | $\begin{aligned} & 170 \\ & 80 \end{aligned}$ | $\begin{aligned} & 250 \\ & 160 \end{aligned}$ | $\mu \mathrm{A}$ |

Error Amplifiers

| Voltage Feedback Input | $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$ | 2.42 | 2.50 | 2.58 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Bias Current | $\mathrm{V}_{\mathrm{FB}}=5.0 \mathrm{~V}$ |  | -0.1 | -1.0 | $\mu \mathrm{A}$ |
| Open-Loop Voltage Gain | $2.0 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 4.0 \mathrm{~V}$ | 65 | 100 |  | dB |
| Unity Gain Bandwidth | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ ( Note 5) | 0.7 | 1.0 |  | MHz |
| Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{CC}}=11 \mathrm{~V}$ to 15 V | 60 | 90 |  | dB |
| Output Current | $\begin{aligned} & \text { Source } \mathrm{V}_{\mathrm{OUT}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=2.3 \mathrm{~V} \\ & \text { Sink } \mathrm{V}_{\mathrm{OUT}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=2.7 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -0.45 \\ & 2.00 \end{aligned}$ | $\begin{gathered} -1.00 \\ 12.00 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Output Voltage Swing | $\begin{aligned} & \text { High State } \mathrm{R}_{\mathrm{L}}=15 \mathrm{k} \Omega \text { to ground, } \\ & \mathrm{V}_{\mathrm{FB}}=2.3 \mathrm{~V} \\ & \text { Low State } \mathrm{R}_{\mathrm{L}}=15 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{REF}}, \\ & \mathrm{~V}_{\mathrm{FB}}=2.7 \mathrm{~V} \end{aligned}$ | 5.0 | 6.2 0.8 | 1.1 | V V |

Electrical Characteristics: $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=8.2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{T}}=3.3 \mathrm{nF}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ [Note 2], unless otherwise specified.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - Current Sense Section |  |  |  |  |  |
| Current Sense Input Voltage Gain | (Notes 3 and 4) | 2.75 | 3.00 | 3.25 | V/V |
| Maximum Current Sense Input Threshold | (Note 3) | 0.9 | 1.0 | 1.1 | V |
| Input Bias Current |  |  | -2.0 | -30.0 | $\mu \mathrm{A}$ |
| Propagation Delay | Current Sense Input to Output (Note 5) |  | 150 | 300 | ns |
| - Output 2 Enable Pin |  |  |  |  |  |
| Enable Pin Voltage <br> High State <br> Low State | ENABLE $_{2}$ enabled ENABLE $_{2}$ disabled | $\begin{aligned} & 3.5 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V}_{\text {REF }} \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Low State Input Current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ | 100 | 250 | 400 | $\mu \mathrm{A}$ |
| - Drive Outputs |  |  |  |  |  |
| Output Voltage |  |  |  |  |  |
| Low State | $\begin{aligned} & \mathrm{I}_{\mathrm{SINK}}=20 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{SINK}}=200 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 0.1 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| High State | $\begin{aligned} & \mathrm{I}_{\text {SOURCE }}=20 \mathrm{~mA} \\ & \mathrm{I}_{\text {SOURCE }}=200 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 13.0 \\ & 12.0 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 13.5 \\ & 13.4 \end{aligned}$ | 2.5 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Output Voltage with UVLO Activated | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}, \mathrm{I}_{\text {SINK }}=1.0 \mathrm{~mA}$ |  | 0.1 | 1.1 | V |
| Output Voltage Rise Time | $\mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF}$ (Note 5) |  | 28 | 150 | ns |
| Output Voltage Fall Time | $\mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF}$ (Note 5) |  | 25 | 150 | ns |

## Undervoltage Lockout Section

| Start-Up Threshold |  | 13 | 14 | 15 | V |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Minimum Operating Voltage |  | 9.0 | 10.0 | 11.0 | V |
| Hysteresis |  |  | 4.0 | V |  |

## Total Device

| Start-Up Current | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ |  | 0.6 | 1.0 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Operating Current | (Note 2) |  | 20 | 25 | mA |

Note 1: Maximum package power dissipation limits must be observed.
Note 2: Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
Note 3: This parameter is measured at latch trip point with $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$.

Note 4: Comparator gain is defined as:

$$
\mathrm{AV}=\frac{\Delta \mathrm{V} \text { Compensation }}{\Delta \mathrm{V} \text { Current Sense }}
$$

Note 5: These parameters are guaranteed by design but not $100 \%$ tested in production.

## 16 L PDIP \& SO Wide

| 1 | SYNC | A positive going pulse applied to this input will synchronize the oscillator. A DC voltage within the range of 2.4 V to 5.5 V will inhibit the oscillator. |
| :---: | :---: | :---: |
| 2 | $\mathrm{C}_{\mathrm{T}}$ | Timing capacitor $C_{T}$ connects pin to ground setting oscillator frequency. |
| 3 | $\mathrm{R}_{\mathrm{T}}$ | Resistor $\mathrm{R}_{\mathrm{T}}$ connects to ground setting the charge current for $\mathrm{C}_{\mathrm{T}}$. Its value must be between $4.0 \mathrm{k} \Omega$ and $16 \mathrm{k} \Omega$. |
| 4 | $\mathrm{V}_{\mathrm{FB}_{1}}$ | The inverting input of error amplifier 1 . Normally it is connected to the switching power supply output. |
| 5 | $\mathrm{COMP}_{1}$ | The output of error amplifier 1, for loop compensation. |
| 6 | Sense ${ }_{1}$ | Output 1 pulse by pulse current limit. |
| 7 | $\mathrm{V}_{\mathrm{OUT}_{1}}$ | Drives the power switch at output 1. |
| 8 | Gnd | Logic ground |
| 9 | Pwr Gnd | Power ground. Power device return is connected to this pin. |
| 10 | $\mathrm{V}_{\mathrm{OUT}_{2}}$ | Drives the power switch at output 2. |
| 11 | $\mathrm{Sense}_{2}$ | Output 2 pulse by pulse current limit. |
| 12 | $\mathrm{COMP}_{2}$ | Output of error amplifier 2, for loop compensation. |
| 13 | $\mathrm{V}_{\mathrm{FB}_{2}}$ | Inverting input of error amplifier 2. Normally it is connected to the switching power supply output. |
| 14 | $\mathrm{ENABLE}_{2}$ | Output 2 disable. A logic low at this pin disables $\mathrm{V}_{\mathrm{OUT}_{2}}$. |
| 15 | $\mathrm{V}_{\text {REF }}$ | 5.0 V reference output. It can source current in excess of 30 mA . |
| 16 | $\mathrm{V}_{\mathrm{CC}}$ | The positive supply of the IC. The minimum operating voltage range after start-up is 9 V . |

Typical Performance Characteristics

Timing Resistor vs. Oscillator Frequency

f osc OSCILLATOR FREQUENCY (Hz)
Error Amp Open-Loop Gain \& Phase vs. Frequency


Max. Output Duty Cycle vs. Oscillator Frequency

f osc OSCILLATOR FREQUENCY (Hz)
Current Sense Input Threshold vs. Error Amp Output Voltage


Reference Voltage Change vs. Source Current


Output Saturation Voltage vs. Load Current


Reference Short Circuit Current vs. Temperature


Supply Current vs. Supply Voltage


## Operating Description

The CS5651 is a high performance, fixed frequency, dual channel current mode PWM controller for Off-Line and DC to DC converter applications. Each channel contains a high gain error amplifier, current sensing comparator, pulse width modulator latch, and totem pole output driver. The oscillator, reference, and undervoltage lockout circuits are common to both channels.

## Oscillator

The oscillator has both precise frequency and duty cycle control. The oscillator frequency is programmed by the timing components $R_{T}$ and $C_{T}$. Capacitor $C_{T}$ is charged and discharged by an equal magnitude internal current source and sink, that generates a symmetrical 50 percent duty cycle waveform at $\mathrm{C}_{\mathrm{T}}$. The oscillator peak and valley thresholds are 3.5 V and 1.6 V respectively. The source / sink current is controlled by resistor $\mathrm{R}_{\mathrm{T}}$. For proper operation over temperature range $\mathrm{R}_{\mathrm{T}}$ 's value should be between $4.0 \mathrm{k} \Omega$ to $16 \mathrm{k} \Omega$.

As $C_{T}$ charges and discharges, an internal blanking pulse is generated that alternately drives the inputs of the upper and lower NOR gates high. This, in conjunction with a precise amount of delay time introduced into each channel, produces well defined non-overlapping output duty cycles. Output 2 is enabled while $\mathrm{C}_{\mathrm{T}}$ is charging, and Output 1 is enabled during the discharge. Even at 500 kHz , each output is capable of approximately $44 \%$ duty cycle,
making this controller suitable for high frequency power conversion applications.
In noise sensitive applications it may be necessary to synchronize the converter with an external system clock. This can be accomplished by applying an external clock signal. For reliable synchronization, the oscillator frequency should be set about $10 \%$ slower than the clock frequency. The rising edge of the clock signal applied to SYNC, terminates the charging of $\mathrm{C}_{\mathrm{T}}$ and $\mathrm{V}_{\mathrm{OUT}_{2}}$ conduction. By tailoring the clock waveform symmetry, accurate duty cycle clamping of either output can be achieved.

## Error Amplifier

Each channel contains a fully-compensated error amplifier with access to the output and inverting input. The amplifier features a typical dc voltage gain of 100 dB , and a unity gain bandwidth of 1.0 MHz with 71 degrees of phase margin. The non-inverting input is internally biased at 2.5 V . The converter output voltage is typically divided down and monitored by the inverting input through a resistor divider. The maximum input bias current is $-1.0 \mu \mathrm{~A}$ which will cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider resistance.
Its output voltage is offset by two diode drops $(\approx 1.4 \mathrm{~V})$ and divided by three before it connects to the inverting input of the current sense comparator. This guarantees that both
outputs are disabled when the error amplifier output is at its lowest state $\left(\mathrm{V}_{\text {OUT(LOW) }}\right)$. This occurs when the power supply is operating at light or no-load conditions, or at the beginning of a soft-start interval.
The minimum allowable error amplifier feedback resistance is limited by the amplifier's source current capability $(0.5 \mathrm{~mA})$ and the output voltage $\left(\mathrm{V}_{\text {OUT(High) }}\right)$ required to reach the current sense comparator 1.0 V clamp level with the error amplifier inverting input at ground. This condition happens during initial system start up or when the sensed output is shorted:

$$
\mathrm{R}_{\mathrm{F}(\min )} \approx \frac{(3 \times 1.0 \mathrm{~V})+1.4 \mathrm{~V}}{0.5 \mathrm{~mA}}=8.8 \mathrm{k} \Omega
$$

## Current Sense Comparator and PWM Latch

The CS5651 operates as a current mode controller. Output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the error amplifier output. The error signal controls the peak inductor current on a cycle-by-cycle basis. The current sense comparator-PWM Latch combination ensures that only a single pulse appears at the output during any given oscillator cycle. The current is converted to a voltage by connecting sense resistor $R_{\text {Sense }}$ in series with the source of output switch Q1 and ground. This voltage is monitored via the Sense ${ }_{1,2}$ pins and compared to a voltage derived from the error amp output. The peak current under normal operating conditions is controlled by the voltage at COMP where:

$$
\mathrm{I}_{\mathrm{pk}}=\frac{\mathrm{V}_{\mathrm{COMP}}-1.4 \mathrm{~V}}{3 \mathrm{R}_{\text {Sense }}}
$$

Abnormal operating conditions occur when the power supply output is overloaded or if output voltage is too high. Under these conditions, the current sense comparator threshold will be internally clamped to 1.0 V . Therefore the maximum peak switch current is:

$$
\mathrm{I}_{\mathrm{pk}(\max )}=\frac{1.0 \mathrm{~V}}{\mathrm{R}_{\text {Sense }}}
$$

Erratic operation due to noise pickup can result if there is an excessive reduction of the $\mathrm{I}_{\mathrm{pk}(\max )}$ clamp voltage.
A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. The addition of an RC filter on the current sense input reduces this spike to an acceptable level.

## Undervoltage Lockout

Two undervoltage lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stages are enabled. $\mathrm{V}_{\mathrm{CC}}$ and the reference output $V_{\text {REF }}$ are monitored by separate comparators. Each
comparator has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The $\mathrm{V}_{\mathrm{CC}}$ comparator upper and lower thresholds are 14 V and 10 V for the CS5651. The $\mathrm{V}_{\text {REF }}$ comparator disables the outputs until the internal circuitry is functional. This comparator has upper and lower thresholds of 3.6 V and 3.4 V . The guaranteed minimum operating voltage after turn-on is 11V for CS5651.

## Outputs and Power Ground

Each channel contains a single totem-pole output stage specifically designed for driving a power MOSFET. The outputs have up to $\pm 1.0 \mathrm{~A}$ peak current capability and have a typical rise and fall time of 28 ns with a 1.0 nF load. Internal circuitry has been added to keep the outputs in active pull-down mode whenever undervoltage lockout is active. An external pull-down resistor is not needed.
Cross-conduction current in the totem-pole output stage has been minimized for high speed operation. The average added power due to cross-conduction with $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ is only 60 mW at 500 kHz .
Although the outputs were optimized for MOSFET's, they can easily supply the negative base current required by bipolar NPN transistors for enhanced turn-off. Because the outputs do not contain internal current limiting circuitry, an external series resistor may be required to prevent the peak output current from exceeding the $\pm 1.0 \mathrm{~A}$ maximum rating. The sink saturation voltage $\left(\mathrm{V}_{\mathrm{OL}}\right)$ is less than 0.4 V at 100 mA .
A separate Power Ground pin is provided and will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly important when the $\mathrm{I}_{\mathrm{pk}(\max )}$ clamp level is reduced.
This input is used to switch $\mathrm{V}_{\mathrm{OUT}_{2}} . \mathrm{V}_{\mathrm{OUT}_{1}}$ can be used to control circuitry that runs continuously; e.g. volatile mem-

## ENABLE $_{2}$

ory, the system clock, or a remote controlled receiver. The $\mathrm{V}_{\mathrm{OUT}_{2}}$ output can control the high power circuitry that can be turned off when not needed.

## Voltage Reference

The 5.0 V bandgap reference is trimmed to $\pm 2.0 \%$ tolerance. The reference has short circuit protection and is capable of sourcing 30 mA for powering any additional external circuitry.

## Design Considerations

High frequency circuit layout techniques are imperative to prevent pulse-width jitter. This is usually caused by excessive noise pick-up imposed on the current sense or voltage feed-back inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit board layout should contain a ground plane with low current signal and high current switch and output grounds returning on separate paths back to the input fil-
ter capacitor. Ceramic bypass capacitors $(0.1 \mu \mathrm{~F})$ connected directly to $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\text {REF }}$ may be required to improve noise filtering. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs. The
error amp compensation circuitry and the converter output voltage-divider should be located close to the IC and as far as possible from the power switch and other noise generating components.


Typical Application Diagram

PACKAGE DIMENSIONS IN mm (INCHES)

| Lead Count | D |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Metric |  | English |  |
|  | Max | Min | Max | Min |
| 16 Lead PDIP | 19.69 | 18.67 | . 775 | . 735 |
| 16 Lead SO Wide | 10.50 | 10.10 | . 413 | . 398 |

Package Specification

| Thermal Data |  | 16 Lead PDIP | 16 Lead SO Wide |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {ЄJC }}$ | typ | 42 | 23 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {®JA }}$ | typ | 80 | 105 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |



## Ordering Information

| Part Number | Description |
| :--- | :--- |
| CS5651GN16 | 16L PDIP |
| CS5651GDW16 | 16L SO Wide |
| CS5651GDWR16 |  |

Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.

