



85mA Dual H-Bridge Odometer Driver with Buffered Speed Signal Output

Description

The CS8442 is a stepper motor driver that implements an Hbridge design to drive two coils in an eight step sequence each revolution. Each H-bridge is capable of delivering 85mA to the load.


The sequencer function insures that the odometer is monotonic and that cross-conduction of each H bridges does not occur. Before the beginning of each sequence, both bridges are turned off. This "dead zone" minimizes the fly back energy generated in the inductive loads. In addition, on board clamp diodes across each output protect the output drive transistors from excessive fly back voltages.

The CS8442 is fault protected against reverse battery, short circuit, and over voltage conditions. If a fault is detected, the IC shuts down.

The buffered speed signal output (SENSOR OUT) is an open collector NPN capable of driving a 4.7k Ω load connected to a 5V supply. The signal is a buffered, inverted version of the speed sensor input voltage (SENSOR IN). The input voltage can be either a sine or square wave form.

Absolute Maximum Ratings

| Supply Voltage (V _{CC}) (continuous) -40°C to +105°C0.5 to 24V |
|--|
| (100ms pulse transient) -40°C to +105°C0.5 to 60V |
| Input Voltage (V_{IN})0.3 to V_{CC} +0.3V |
| Storage Temperature Range (T _{STG})–65°C to +150°C |
| Junction Temperature40°C to +150°C |
| Speed Sensor Output7V |
| ESD (Human Body Model)2kV |
| Lead Temperature Soldering |
| Wave Solder (through hole styles only)10 sec. max, 260°C peak |






Features

- Buffered Speed Sensor Output
- No Cross-conduction in either H-bridge
- Guaranteed Monotonic
- On Chip Flyback Diodes
 - Fault Protection Overvoltage Short Circuit Protection Load Dump Protection to 60V





Cherry Semiconductor Corporation 2000 South County Trail, East Greenwich, RI 02818 Tel: (401)885-3600 Fax: (401)885-5786 Email: info@cherry-semi.com Web Site: www.cherry-semi.com

| PARAMETER | TEST CONDITIONS | MIN | ТҮР | MAX | Ul |
|---|--|--|------|---------------------------|----------------------|
| Supply | | | | | |
| Supply Voltage Range | $T_A = -40^{\circ}C \text{ to } +105^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +25^{\circ}C$ | 6.5 6.5 | | 15.5 24.0 | αα |
| Supply Current | V _{CC} = 15.5 VDC Outputs not loaded | | | 35 | m |
| Overvoltage Shutdown | | 16 | | 23 | V |
| Speed Sensor | | | | | |
| Input Frequency Range | | 0 | | 400 | Н |
| Switching Threshold | | 1.6 | | 3.0 | V |
| Hysteresis | | 300 | | | m |
| Input Bias Current | $V_{IN} = 0.8 VDC$ to V_{CC} | | | ±1 | μı |
| Input Voltage Range | | 0 | | 8 | V |
| Operating Input Voltage | 10K Ohm Resistor in Series | | | -15 to V _{CC} | V |
| Output Saturation Voltage | I _{CC} =1.3mA | | | 0.4 | V |
| Output Leakage | V _{CC} =5.5V | | | 10 | μı |
| Input Clamp Current | I Clamp at $V_{IN} = 0$ VDC | | -0.4 | -5.0 | m |
| Coil Output Drivers | | | | | |
| Coil Load | +25°C | 198 | 210 | 222 | Ω |
| Coil Inductance | | | | 80 | m |
| Coil Resistance Temperature | Coefficient | | | 0.39 | % |
| * Energized Coil Voltage (Both Polarities) A and B | $V_{CC} = 6.5 \text{ VDC}$ $V_{CC} = 10.0 \text{ VDC}$ $V_{CC} = 15.5 \text{ VDC}, T_A = -20^{\circ}\text{C to} +105^{\circ}\text{C}$ $V_{CC} = 15.5 \text{ VDC}, T_A = -40^{\circ}\text{C to} -20^{\circ}\text{C}$ | V _{CC} -1.50 V _{CC} -1.60 V _{CC} -1.75 V _{CC} -2.00 | | | VI VI VI VI |
| De-Energized Coil Leakage Current | | | | ±100 | μ |
| Short Circuit Protection | | | | | |
| Short Circuit Threshold Coil A + Coil B | | | 275 | 400 | m |
| Short Circuit Turn Off Delay | | | 5 | | |

* Voltage across the coils shall be measured at the specific voltages, but shall also be within linearly interpolated limits.

Package Pin Description

| | | | 84 |
|---------------|-----------------|--|----|
| PACKAGE PIN # | PIN SYMBOL | FUNCTION | 42 |
| 8L PDIP | | | |
| 1 | Gnd | Ground connection. | |
| 2 | COILA+ | Output stage, when active, supplies current to COIL A. | |
| 3 | COILA- | Output stage, when active, supplies current to COIL A. | |
| 4 | SENSOR IN | Input signal from wheel speed or engine rpm. | |
| 5 | SENSOR OUT | Buffered and inverted output of SENSOR IN signal. | |
| 6 | COILB- | Output stage, when active, supplies current to COIL B. | |
| 7 | COILB+ | Output stage, when active, supplies current to COIL B. | |
| 8 | V _{CC} | Supply Voltage. | |

Application Information

Speed Sensor

SENSOR IN is a PNP comparator input that accepts a sine or square wave input. Signals in excess of V_{CC} or Ground will not damage the input as long as the input current is limited to 1.5mA. An active clamp at 0V prevents negative input voltages from disrupting normal operation. The input can withstand 150 VDC as long as the input current does not exceed 1.5mA. This is possible if a 100k Ω resistor is placed in series with the SENSOR IN.

SENSOR OUT is an open collector NPN transistor that produces a buffered and inverted version of the SENSOR IN signal. It is capable of driving a $4.7k\Omega$ load connected to a 5V supply.

Sequencer

The eight step sequencer moves the two H bridge output drivers through 8 sequential states (Table 1, Figure 1). In State 0, current flows from COILA+ out through COIL A and back in through COILA-. The same polarity also holds for COIL B. In State 1, COIL A outputs turn off while COIL B outputs continue conducting with the same polarity. In State 2, current flows from COIL A- out through the coil and back in COIL A+. COIL B outputs continue with their original polarity. COIL A outputs maintain this polarity through States 3 and 4 during which COIL B outputs are first turned off and then reversed. COIL B's reversed polarity continues in Stages 5 and 6. COIL A's outputs are turned off in Stage 5 and then turned back on (positive polarity) in Stage 6. In Stage 7, COIL B is off and COILA outputs continue with a positive polarity.




Figure 1: State Diagram for Coil Outputs

Table 1: Transition States

| | Output State Table | |
|-------|--------------------|--------|
| State | Coil A | Coil B |
| 0 | + | + |
| 1 | OFF | + |
| 2 | - | + |
| 3 | - | OFF |
| 4 | - | - |
| 5 | OFF | - |
| 6 | + | - |
| 7 | + | OFF |

The polarity definition for the coil driver outputs is as follows:

| | Connect | Connect | |
|--------------------------|-----------------|-----------------|--|
| Polarity | Coil + | Coil - | |
| Positive (+) | V _{CC} | Gnd | |
| Negative (-) | Gnd | V _{CC} | |
| H Bridge Outputs A and B | | | |

Each H-bridge output stage consists of 4 power NPN transistors with fly back diodes (Figure 2). Each half bridge has a composite saturation voltage of 1.5V at V_{CC} =15.5V and I_{OUT} = 85mA.

The output stage is designed to prevent cross conduction: i.e., at no time can Q1 and Q2 or Q3 and Q4 conduct. This dead zone time minimizes fly back energy and helps protect the output stages from damage.

Protection Circuitry

The CS8442 is protected from short circuit, over voltage and thermal runaway conditions. When any of these faults is detected, an internal flip-flop is set and both H bridges are disabled. When the fault condition is removed, the Flip-Flop is reset after the first positive going edge from the speed sensor input.






Figure 2: Coil Driver Output



Package Specification

| PACKAGE DIMENSIONS IN mm (INCHES) | | | | | |
|-----------------------------------|------|-------------------|--------------------------------|--|--|
| | D | | | | |
| Metric | | English | | | |
| Max | Min | Max | Min | | |
| 10.16 | 9.02 | .400 | .355 | | |
| | Max | Metric Max Min | D Metric Eng Max Min Max | | |

| PACKAGE THERMAL DATA | | | |
|----------------------|------|---------|------|
| Thermal | Data | 8L PDIP | |
| RΘ _{JC} | typ | 52 | °C/W |
| $R\Theta_{JA}$ | typ | 100 | °C/W |



| Ordering Information | | |
|----------------------|-------------|--|
| Part Number | Description | |
| CS8442XN8 | 8L PDIP | |

Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.