

CML Semiconductor Products PRODUCT INFORMATION


FX429A 1200/2400 Baud FFSK Modem for Trunked Radio Systems

Publication D/429A/1 January 1995
Provisional Information

Features

- Band III and General Purpose Trunked Radio Applications
- Full-Duplex 1200 and 2400 Baud Operation
- High Intelligence
- Error Check Word Generation and Checking

- Frame SYNC and SYNT Detection
- Preamble Generation
- µProcessor Compatible Interface
- Low Power Consumption
- General Purpose Timer



FX429A

Brief Description

The FX429A is a single-chip CMOS 1200 and 2400 baud FFSK modem, designed primarily for use in trunked radio systems but may also be employed in other general purpose radio or line data communication applications. The device has been designed to conform to the UK Band III trunked radio protocols MPT 1317/1327.

The FX429A is full duplex at 1200 and 2400 baud and includes an 8-bit parallel microprocessor interface and a programmable timer which may be set for interrupt periods of 8 to 120 bits.

Preamble may be generated by the device in transmit. The 16-bit SYNC or SYNT words are detected in receive. An error check word is automatically generated in transmit and error checking is performed in the receive mode. An on-chip Xtal/clock generator requiring an external 4.032MHz Xtal or clock input provides both 4.032MHz and 1.008MHz outputs and performs all modern timings. The FX429A requires a single 5-volt power supply and has a powersave facility. This device is available in both DIL and SMD packages.

Pin Number Function

FX429A J4	FX429A L1/L2	
1	1	V_{BIAS} : The internal circuitry bias line, held at $V_{\text{DD}}/2$ this pin must be decoupled to V_{SS} by a capacitor, see Figure 3.
2	2	Transmit Output: The 1200 baud, 1200Hz/1800Hz and 2400 baud, 1200Hz/2400Hz FFSK Tx output. When not enabled by the Control Register (D_0) its output impedance is set high.
3	4	Receiver Input: The 1200/2400 baud received FFSK signal input. The 1200Hz/1800Hz, 1200Hz/2400Hz audio to this pin must be ac coupled via a capacitor, see Figure 3.
5	5	$ m V_{op}$: Positive Supply. A single +5V regulated supply is required. It is recommended that this power rail be decoupled to $\rm V_{ss}$ by a capacitor, see Figure 3.
6	6	Carrier Detect Time Constant: The on-chip Carrier Detect function requires external component(s) on this pin. See Figure 3 for recommended component(s).
7	7	Xtal/Clock: The input to the clock oscillator inverter. A 4.032 MHz Xtal or externally derived clock pulse input should be connected here, see Figure 3.
8	8	Xtal: The output of the 4.032 MHz clock oscillator.
9	9	D _o : Microprocessor Data Interface
10	10	D ₁ :
11	11	\mathbf{D}_{2} :
12	12	D ₃ : These 8 lines are used by the device to communicate with a microprocessor
13	13	D ₄ : with the R/W, A ₀ and A ₁ inputs determining register selection.
14	14	D _s :
15	15	D ₆ :
16	16	D ₇ :

Pin Number Function

FX429A J4	FX429A L1/L2					
17 18	17 18	A _o : Register Selection	n: These inputs, wit the data bus as	h the R/W input, sel shown in Table 1 (b	ect the required reginal elow).	ster to
			Register	R/W	A _o	A,
			Control	0	1	1
			Status	1	1	1
		Table 1	Rx Data	1	0	1
İ		}	Tx Data	0	0	1
			Syndrome Low	1	0	0
			Syndrome High	1	1	0
21	21	data interface pins (D _o IRQ: Interrupt Reques "wire OR'd" with other a	t. This line will go to a active low componen	ts (100k Ω pullup to ackslash	$\langle \cdot \rangle$. The conditions	output can be that cause the
		interrupts are indicated	at the Status Registe Expired	er and are as follows Rx Data Ready	:	
		Tx Idle	•	Rx SYNC Detect	Tx Data Read	
Ì		17 Natur		TIX 3 THU DOLOGI	Rx SYNT Dete	9 Cī
22	24	1200/2400 Baud Select one cycle of 1200Hz re A logic '0' on this pin se represents a logic '1', or resistor.	presents a logic '1', o lects the 2400 baud	ne and a half cycles option. Tone frequer	of 1800Hz represer	nts a logic '0'.
23	22	V _{ss} : Negative Supply (GND).			
24	23	Clock + 4: A 1.008 MH source impedance and	łz (X, +4) cłock is av source current limits.	ailable at this output	for external circuit u	se, note the
4	3	Leave this pin open-circ	cuit.			

Modems in Mobile Data Signalling An Introduction

Digital Code Format

The recommended Digital Code Format for use over Land Mobile Radio Systems is detailed in the UK Department of Trade and Industry, Radio Regulatory Division's publications MPT 1317 and MPT 1327, and is as described briefly below.

Prea	mble	SYNC or SYNT		
For bit sync. 10101010 bit reversals Minimum 16 bits, ending in logic'0'		SYNC Word 1100010011010111 SYNT Word 0011101100101000	Address Code Word 64 Bits	Optional Data Code Words
▼	Address Code	Word Structure	(Bit	number † is transmitted firs
Bit No.	Address Code	Word Structure 2 to 8	(Bit 9 to 48	number 1 is transmitted firs
_	Address Code			

Operation

The FX429A can be used for Full-Duplex operation with the host microprocessor only having to operate on the data whilst the modem (FX429A) handles all other signalling routines and requirements.

In the Tx mode the FX429A will :-

- (1) Internally generate and transmit a preamble bit reversals, for system bit synchronization.
- (2) Accept from the host, and transmit, a 16-bit 'SYNC' or 'SYNT' word.
- (3) Accept from the host, and transmit, 6 bytes of data (Address Code Word).
- (a) Upon a software command, internally calculate and transmit a 2-byte checksum based on the previous 6 data bytes.

 or —
- (b) Upon a software command, disable internal checksum generation and allow continuous data transmission.
- (4) Transmit 1 'hang bit' and go idle when all loaded data traffic has been sent (followed by a "Tx Idle" interrupt).

In the Rx mode the FX429A will :-

- (1) Detect and achieve bit synchronization within 16 bits.
- (2) Search for and detect the 16-bit 'SYNC'/'SYNT' word.
- (3) Output all received data after 'SYNC/SYNT,' in byte form.
- (4) Upon a software command (Rx Message Format), use the received checksum to calculate the presence (if any) of errors, and advise the host with an interrupt and a 16-bit Syndrome word.

Note – In Rx a software command is used to determine whether a 'SYNC'/SYNT' word is required after every 8 (6 data + 2 checksum) received bytes, or "data" is received continually.

Normally the 'SYNC' word is used on the Control data channel and the 'SYNT' word is used on the Traffic data channel.

Non MPT Application - Full-Duplex

The functions described in this section, to allow the FX429A modem to operate as a general purpose device, are obtained using the commands and indications detailed in the "Register Instructions" pages.

Tx — When enabled the device transmits a "101010......10" preamble until data for transmission is loaded by the host microprocessor.

Transmits 6 bytes of the loaded data followed by a 2-byte checksum based on that data. As long as Tx data is loaded the transmitter will transmit, the 2-byte checksum being produced after every 6 bytes (8 byte packages).

Automatic checksum generation can be inhibited by a software command to allow transmission of continuous data streams.

Rx – When enabled requires the 16-bit SYNC or SYNT word (see notes) before outputting data bytes. The modem receiver will then output continuous bytes of data, after every 6 bytes received a 2-byte checksum word will be output and can be ignored or used for error checking.

Control Register

 $A_1 = 1$

 $A_0 = 1$

 $R/\overline{W} = 0$

Write Only

The Control Register, when selected, directs the modem's operation as described below.

Bit 0 D _o		Function			Set = logic	(9)	Olean	= logic '0'	(LOW)	
v	Tx Enable	synchronizatione byte of p before one by preamble will Clear – The	Set – D ₀ enables the transmitter for operation. A '0 – 1' transition causes bit synchronization and the start of 101010 preamble pattern transmission. At least one byte of preamble will be transmitted. If data is loaded into the Tx Data Buffer perfore one byte has been sent then that data will follow, otherwise whole bytes of preamble will continue until data is loaded. Clear – The Transmitter Output pin is set to a high impedance and no transmitter interrupts are produced. Set – D ₁ indicates to the transmitter that 2-byte checksums are to be generated by the							
Bit 1 D,	Tx Parity Enable	modem. A '0 from the Tx I every 6 bytes checksum (2 more data los generation w Bit 4 in the S	 1' tra Data Bussels loade bytes) aded) of the control of the	ansition uffer int d until after the condition t, the to legiste um gen	n starts che to the Tx D this bit is o he last of e on occurs t ransmissio r (Tx Idle) reration is o	ecksum gene data Register leared. The t each 6 bytes defore 6 byte n will cease a will be set. No carried out ar	ration on Checks transmite have been shave be after one of checks	the next sum gener r will senden sent. If een loade 'hang' bit um will be	six bytes loaded ration continues for the generated an underrun (no decksum has been sent and	
	Rx Enable	Ready intern	upts) ui	ntil a 'S	YNC' or 'S	SYNT' word is	s found in	the recei	e. No Rx Data ved bit stream. eiver are inhibited.	
D ₂		Clear - The								
Bit 3 D ₃	Rx Message Format	Set - D ₃ is sa the way the r the next 6 by	ampled eceive tes are receive	r handi data a er will s	les the folk and will sta top data tr	owing data bi It error check ansfer to the	its. If 'set' king acco host afte	the receiverdingly.	s the host to contro ver will assume tha ecksum bytes until	
Bit 3 D ₃	Format	Set – D ₃ is sathe way the rethenext 6 by Clear – The another 'SYN	ampled receive tes are receive IC' or 'S	r handi data a er will s SYNT'	es the folk and will sta top data tr frame work	owing data bi it error check ansfer to the d is received	its. If 'set' king acco host afte	the receiverdingly.	ver will assume tha	
Bit 3		Set – D ₃ is sa the way the r the next 6 by Clear – The	ampled receive tes are receive IC' or 'S	r handi data a er will s SYNT'	es the folk and will sta top data tr frame work e timer as D 0	owing data bi it error check ansfer to the d is received follows:-	ts. If 'set' king acco host afte	the receiverdingly. In the 2 ch	ver will assume tha	
Bit 3 D ₃	Format	Set – D ₃ is sat the way the r the next 6 by Clear – The another 'SYN These four D ₇ 0	ampled receive tes are receive IC' or 'S bits con D 6 0	r handi e data a er will s SYNT' ntrol th D ₅ 0 0 1	es the folk and will sta top data tr frame work e timer as D 4 0 1	owing data bi it error check ansfer to the d is received. follows :- Reset Cour	ts. If 'set' king acco host afte counter a at and into	the receiverdingly. In the 2 ch	ver will assume that ecksum bytes until e timer interrupts ery - 8 bits 16 bits 24 bits	
Bit 3 D ₃ Bit 4 D ₄	Format	Set – D ₃ is sat the way the r the next 6 by Clear – The another 'SYN These four D ₇ 0 0 0	ampled eceive tes are receive IC' or 'S bits con D 6 0 0 0 0	r handle data a pr will s SYNT' ntrol th D 5 0 1 1 0	les the folk and will sta top data tr frame work e timer as D 4 0 1 0 1	owing data bint error check ansfer to the dis received. follows:- Reset of Cour	ts. If 'set' king acco host afte counter a t and into	the receiverdingly. In the 2 ch	e timer interrupts ery - 8 bits 16 bits 24 bits 32 bits	
Bit 3 D ₃ Bit 4 D ₄	Format Timer LSB	Set – D ₃ is sat the way their the next 6 by Clear – The another 'SYN These four D ₇ 0 0 0 0 0 0	ampled eceive tes are receive IC' or 'S bits con D 6 0 0 0 0	r handle data a er will s SYNT' ntrol th D 0 1 1 0 0	les the folk and will sta top data tr frame work e timer as D 4 0 1 0 1	owing data bint error check ansfer to the dis received. follows:- Reset of Cour	ts. If 'set' king acco host afte counter a at and into	the receiverdingly. In the 2 ch	e timer interrupts ery - 8 bits 16 bits 24 bits 32 bits 40 bits	
Bit 3 D ₃ Bit 4 D ₄	Format Timer LSB	Set – D ₃ is sathe way their the next 6 by Clear – Their another 'SYN These four D ₇ 0 0 0 0 0 0 0	ampled eceive tes are receive IC' or 'S bits con D 6 0 0 0 0	r handle data a pr will s SYNT' ntrol th D 5 0 1 1 0	les the folk and will sta top data tr frame work e timer as D 4 0 1 0 1 0 1	owing data bint error check ansfer to the dis received. follows:- Reset of Cour	ts. If 'set' king acco host afte counter a at and into	the receiverdingly. In the 2 ch	e timer interrupts ery - 8 bits 16 bits 24 bits 32 bits 40 bits 48 bits	
Bit 3 D ₃ Bit 4 D ₄	Format Timer LSB	Set – D ₃ is sathe way their the next 6 by Clear – Their another 'SYN These four D ₇ 0 0 0 0 0 0 0 0	ampled receive tes are receive IC' or 'S bits cor 0 0 0 1 1	r handle data a pr will s SYNT' ntrol the D 5 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	es the folk and will sta top data tr frame work e timer as D 4 0 1 0 1 0 1	owing data bint error check ansfer to the dis received. follows:- Reset (Cour	ts. If 'set' king acco host afte counter a at and into	the receiverdingly. In the 2 ch	e timer interrupts ery - 8 bits 16 bits 24 bits 32 bits 40 bits 48 bits 56 bits	
Bit 3 D ₃ Bit 4 D ₄	Format Timer LSB	Set – D ₃ is sathe way their the next 6 by Clear – Their another 'SYN These four D ₇ 0 0 0 0 0 0 0	ampled receive tes are receive IC' or 'S bits cor 0 0 0 0 1 1 1	r handle data a er will s SYNT' ntrol th 0 0 1 1 0 1 1 0	es the folk and will sta top data tr frame work e timer as D ₄ 0 1 0 1 0 1 0	owing data bint error check ansfer to the dis received. follows:- Reset of Cour	ts. If 'set' king acco host afte counter a at and into	the receiverdingly. In the 2 ch	e timer interrupts ery - 8 bits 16 bits 24 bits 32 bits 40 bits 48 bits 56 bits 64 bits	
Bit 3 D ₃ Bit 4 D ₄	Timer LSB	Set – D ₃ is sathe way their the next 6 by Clear – Their another 'SYN These four D ₇ 0 0 0 0 0 0 0 0	ampled receive tes are receive IC' or 'S bits cor 0 0 0 1 1 1 1 0 0 0	r handle data a er will s SYNT' ntrol th 0 0 1 1 0 0 1 0 0 0 0	les the folk and will sta top data tr frame work e timer as D ₄ 0 1 0 1 0 1 0 1	owing data bint error check ansfer to the dis received. follows:- Reset (Cour	ts. If 'set' king acco host afte counter a t and inte " " " " " " "	the receiverdingly. In the 2 ch	e timer interrupts ery - 8 bits 16 bits 24 bits 32 bits 40 bits 48 bits 56 bits 64 bits 72 bits	
Bit 3 D ₃ Bit 4 D ₄ Bit 5 D ₅	Format Timer LSB	Set – D ₃ is sathe way their the next 6 by Clear – Their another 'SYN These four D ₇ 0 0 0 0 0 0 0 0	ampled receive tes are receive IC' or 'S bits cor 0 0 0 1 1 1 0 0 0 0 0	r handle data a er will s SYNT' ntrol th 0 0 1 1 0 1 1 0	es the folk and will sta top data tr frame work e timer as D ₄ 0 1 0 1 0 1 0 1	owing data bint error check ansfer to the dis received. follows:- Reset (Cour	ts. If 'set' king acco host afte counter a at and into	the receiverdingly. In the 2 ch	e timer interrupts ery - 8 bits 16 bits 24 bits 32 bits 40 bits 48 bits 56 bits 64 bits 72 bits	
Bit 3 D ₃ Bit 4 D ₄	Timer LSB	Set – D ₃ is sathe way their the next 6 by Clear – Their another 'SYN These four D ₇ 0 0 0 0 0 0 0 0	ampled receive tes are receive IC' or 'S bits cor 0 0 0 1 1 1 1 0 0 0	r handle data a er will s SYNT' ntrol th 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 1 1 1 1	les the folk and will sta top data tr frame work e timer as D ₄ 0 1 0 1 0 1 0 1	owing data bint error check ansfer to the dis received. follows:- Reset (Cour	ts. If 'set' king acco host afte counter a t and inte	the receiverdingly. In the 2 ch	e timer interrupts ery - 8 bits 16 bits 24 bits 32 bits 40 bits 48 bits 56 bits 64 bits 72 bits 80 bits 80 bits	
Bit 3 D ₃ Bit 4 D ₄ Bit 5 D ₅	Timer LSB	Set – D ₃ is sathe way their the next 6 by Clear – Their another 'SYN These four D ₇ 0 0 0 0 0 0 0 0	ampled receive tes are receive IC' or 'S bits cor 0 0 0 1 1 1 0 0 0 0 0	r handi e data a er will s SYNT' ntrol th D 5 0 1 1 0 0 0 1 1 0	es the folk and will sta top data tr frame work e timer as D 4 0 1 0 1 0 1 0 1 0 1	owing data bint error check ansfer to the dis received. follows:- Reset of Cour	ts. If 'set' king acco host afte counter a t and inte	the receiverdingly. In the 2 ch	e timer interrupts et imer interrupts ery - 8 bits 16 bits 24 bits 32 bits 40 bits 48 bits 56 bits 64 bits 72 bits 80 bits 88 bits 96 bits	
Bit 3 D ₃ Bit 4 D ₄ Bit 5 D ₅	Timer LSB	Set – D ₃ is sathe way their the next 6 by Clear – Their another 'SYN These four D ₇ 0 0 0 0 0 0 0 0	ampled receive tes are receive IC' or 'S bits cor 0 0 0 1 1 1 0 0 0 0 0	r handle data a er will s SYNT' ntrol th 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 1 1 1 1	les the folk and will sta top data tr frame work e timer as D 4 0 1 0 1 0 1 0 1 0 1 0 1	owing data bint error check ansfer to the dis received. follows:- Reset (Cour	ts. If 'set' king acco host afte counter a t and inte	the receiverdingly. In the 2 ch	e timer interrupts et imer interrupts ety - 8 bits 16 bits 24 bits 32 bits 40 bits 48 bits 56 bits 64 bits 72 bits 80 bits 88 bits 96 bits	
Bit 3 D ₃ Bit 4 D ₄ Bit 5 D ₅	Timer LSB	Set – D ₃ is sathe way their the next 6 by Clear – Their another 'SYN These four D ₇ 0 0 0 0 0 0 0 0	ampled receive tes are receive IC' or 'S bits cor 0 0 0 1 1 1 0 0 0 0 0	r handi e data a er will s SYNT' ntrol th D 5 0 1 1 0 0 0 1 1 0	es the folk and will sta top data tr frame work e timer as D 4 0 1 0 1 0 1 0 1 0 1	owing data bint error check ansfer to the dis received. follows:- Reset of Cour	ts. If 'set' king acco host afte counter a t and inte	the receiverdingly. In the 2 ch	e timer interrupts e timer interrupts ery - 8 bits 16 bits 24 bits 32 bits 40 bits 48 bits 56 bits 64 bits 72 bits 80 bits 88 bits 96 bits 104 bits	
Bit 3 D ₃ Bit 4 D ₄ Bit 5 D ₅	Timer LSB	Set – D ₃ is sat the way the rithe next 6 by Clear – The another 'SYN These four D ₇ 0 0 0 0 0 1 1 1 1 1 1 1 1	ampled eceive tes are receives IC' or 'S' bits con 0 0 0 1 1 1 0 0 0 0 1 1 1 1 1 1 1	r handi e data a er will s SYNT' ntrol th D 5 0 1 1 0 0 1 1 0 0 1 1	les the folk and will sta top data tr frame work e timer as D 4 0 1 0 1 0 1 0 1 0 1 0 1	owing data bint error check ansfer to the dis received. follows:- Reset Cour	ts. If 'set' king acco host afte counter a at and inte	the receiprdingly. In the 2 ch and disable errupt ever	e timer interrupts et imer interrupts ety - 8 bits 16 bits 24 bits 32 bits 40 bits 48 bits 56 bits 64 bits 72 bits 80 bits 88 bits 96 bits	

If using the internal Tx preamble generation facility, e.g. with the internal timer setting the preamble length, the device may occaisionally produce a Tx Ready interrupt immediately after a Tx Enable command. User software should handle this occurrence by either:

- a. Detecting that the timer interrupt status bit is not set and that it is not appropriate to load Tx data at this time, or,
- b. Not using the timer. i.e. immediately after Tx Enable, reading the Status Register and loading a byte of preamble. This resets any interrupt. The length of preamble transmitted is now controlled by the number of bytes loaded.

Status Register

 $\mathbf{A}_1 = \mathbf{1}$

 $A_0 = 1$

R/W = 1

Read Only

When an interrupt is generated the $\overline{\text{IRQ}}$ Output goes Low with the Status Register bits indicating the sources of the interrupt.

Bit	Description	Function	Set = logic '1' (High)	Clear = logic '0' (Low)
Bit 0				<u> </u>
D _o	Rx Data Ready	the Rx Data Buffer. Set – when a byte of word has been rece Bit and Interrupt C	This data must be read within f data is loaded into the Rx D ived.	ata Buffer, if a frame (SYNC/SYNT) Status Register followed by a
Bit 1 D,	Rx Checksum True	received checksum. for the second byte Set – by a correct of Cleared – (i) by a	This function, which is valid want of the received checksum, do comparison between the receive	the previous 6 bytes agreed with the when the Rx Data Ready bit (D ₀) is set ses not cause an interrupt. Ved and generated checksums. Dillowed by a read of the Rx Data Buffer,
Bit 2 D ₂	Rx Carrier Detect	not cause an interru	pt. When FFSK tones are pre put this bit goes Low. When t	ceiver's carrier detect circuit and does sent at the receiver input this bit goes the Rx Enable bit (D ₂ - Control Register)
Bit 3	Tx Data Ready	Tx Data Buffer within Set – (i) when the c or (ii) when the T Bit Cleared – (i) by Buffer, or (ii) by Interrupt Cleared –	n 8 bit periods. ontents of the Tx Data Buffer x Enable is set – No interrupt	followed by a write to the Tx Data
Bit 4 D ₄	Tx Idle	been transmitted. Set – one bit period "checksum" or " load Register D ₁). Bit Cleared – (i) by or (ii) by Interrupt Cleared –	after the last byte is transmitt	
Bit 5 D ₅	Timer Interrupt	(Control Register D ₄ Set – by the timer.		the set timer period has expired. us Register.
Bit 6 D ₆	Rx SYNC Detect *		s an interrupt to indicate that a	
		•	ne 16th bit of a 'SYNC' word. eared - (i) By a read of the so or (ii) by Rx Enable go	
Bit 7 D ₇	Rx SYNT Detect *	(0011101100101000 Set – on receipt of the	s an interrupt to indicate that a) has been detected in the re ne 16th bit of a 'SYNT' word. leared – (i) By a read of the s or (ii) by Rx Enable go	eceived bit stream. Status Register,
* Note	9 –	'SYNC' and 'SYNT'	Detection is disabled whilst th	e checksum checker is running.

Rx Data Buffer	A. = 1	$A_0 = 0$	R/W = 1	Read Only
TIX Data Dullet	M ₁ = 1	$A_0 = 0$	4.0 AA = 1	nead Only

These 8 bits are the last byte of data received with bit 7 being received first. Note the relative positions of the MSB and LSB presented in this bit stream, the position may be different to the convention used in other µProcessor peripherals.

D _o	D,	D ₂	D ₃	D_4	D _s	D _e	D,
LSB	-	-	-	-	-	-	MSB

T	x Data Buffer	A, = 1	$A_0 = 0$	R/W = 0	Write Only	

These 8 bits loaded to the Tx Data Buffer are the next byte of data that will be transmitted, with bit 7 being transmitted first. Note the relative positions of the MSB and LSB presented in this bit stream, the position may be different to the convention used in other μ Processor peripherals. If the the Tx Parity Enable bit (Control Register D₁) is set, a 2-byte checksum will be inserted and transmitted by the modern after every 6 transmitted "message" bytes.

D _o	D,	D ₂	D_3	D ₄	D _s	D _e	D ₇
LSB	•	-	-	-	-	-	MSB

The Syndrome Word

This 16-bit word (both Low and High bytes) may be used to correct errors.


Bits S_1 to S_{15} are the 15 bits remaining in the polynomial divider of the checksum checker at the end of 6 bytes of "received message." For a <u>correct</u> message all 15 bits (S_1 to S_{15}) will be zero.

The 2 Syndrome bytes are valid when the Rx Data Ready bit (Status Register D₀) is set for the second byte of the received checksum and should be read, if required, before 8 byte periods.

Syndrom	rndrome Low Byte		A ₀ =	0	R/W = 1	Read Only		
D _c	D,	D ₂	D ₃	D ₄	D _s	D ₆	D,	
S1	S2	S3	S4	S5	S6	S7	S8	

Synd	rome H	igh Byte	A ₁ = 0	A ₀ = 1		R/W = 1	Re	ad Only
	D ₀	D ₁	D ₂	D ₃	D ₄	D _s	D ₆	D,
	S9	S10	S11	S12	S13	S14	S15	PARITY ERROR


 D_7 – This is a "Parity Error Bit" – Indicating an error between the received parity bit and the parity bit internally generated from the incoming message. Thus for a correctly received message all 16 bits of the Syndrome Word (S₁ to S_{1s} and Parity Error) will be zero.




CD (Carrier Detect) Time Constant


The value of the Carrier Detect capacitor, C_5 , determines the carrier detect time constant. A long time constant (larger value C_5), results in improved noise immunity but increased response time. C_5 may be varied to optimise noise immunity/response time.

- 1. With $R_2 = 1M\Omega$ and $C_5 = 1\mu F$ as external components for the carrier detect function at 1200 band only.
- 2. By using $C_s = 0.1 \mu F$ and removing R_s completely the FX429A will operate at both 1200 and 2400 baud rates.




Timing Information







Operation - Tx



Basic Power-Up Software





Specification

Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Operating temperature range: FX429A J4 -30°C to +85°C (ceramic)

FX429A L1/L2 -30°C to +70°C (plastic)
Storage temperature range: FX429A J4 -55°C to +125°C (ceramic)

FX429A L1/L2 -40°C to +85°C (plastic)

Operating Limits

All characteristics are measured using the following parameters unless otherwise specified:

 V_{DD} = 5.0V, T_{AMB} = 25°C. Xtal/Clock f_o = 4.032 MHz. Audio level 0dB ref: = 300mV rms.

Bit Rate Bandwidth = 1200Hz.

Characteristics	See Note	Min.	Тур.	Max.	Unit
Static Values					
Supply Voltage		4.5	_	5.5	V
Supply Current Ranges					
Rx and Tx Enabled		_	_	7.0	mA
Rx Enabled, Tx Disabled		_	4.0	6.0	mA
Rx Disabled, Tx Enabled		_		7.0	mA
Rx and Tx Disabled		-	1.5	2.5	mA
Dynamic Values					
Modern Internal Delay		_	1.5	_	ms
Interface Levels					
Output Logic '1' Source Current	2	_	_	120	μΑ
Output Logic '0' Sink Current	3	_	_	360	μА
Three State Output Leakage Current		_	_	4.0	μA
D ₀ D ₇ Data In/Out	1				·
Logic '1' Level		3.5	_	-	V
Logic '0' Level		_	_	1.5	V
A,, A, R/W, STROBE, IRQ	4				
Logic '1' Level		4.0	_	_	V
Logic '0' Level		_	_	1.0	V
Analogue Impedances					
Rx Input		100	_	_	kΩ
Tx Output (Enabled)		_	10	_	kΩ
Tx Output (Disabled)			5.0	_	$M\Omega$
On-Chip Xtal Oscillator					
R _{in}		10.0	_	_	MΩ
R _{out}	5	_	30.0		kΩ
Oscillator Gain		_	25.0	_	dB
Xtal frequency		_	4.032	_	MHz
Timing — (Fig. 5)					
Access Time – (t _{Acs})		_	_	135	ns
Address Hold Time - (t _{AH})		0	_	_	กร
Address Set-up Time - (t _{As})		0	_	_	กร
Data Hold Time (Write) - (t _{DHW})		85	_	_	กร
Data Set-up Time (Write) - (tps)		0	-	_	ns
Output Hold Time (Read) - (t _{OHR})		15	_	105	ns
Output Hold Hille (Head) — (topic)					

Specification...

Characteristics		See Note	Min.	Тур.	Max.	Unit
Dynamic Values		······································	· · · · · · · · · · · · · · · · · · ·			
Receiver						
Signal Input Levels		6	-9.0	-2.0	+10.5	dB
Bit Error Rate		7				
@ 12dB Signal/Noise Ratio			_	7.0	_	10-⁴
@ 20dB Signal/Noise Ratio			_	1.0	-	10-8
Synchronization @ 12	dB Signal/Noise Ra	tio 8				
Probability of Bit 16 being correct				99.5	-	%
Carrier Detect Response Time		8	-	13.0	-	ms
Transmitter						
Output Level			_	8.25	_	dB
Output Level Variation			-1.0	_	+1.0	dB
Output Distortion			_	3.0	5.0	%
3rd Harmonic Distortion			_	2.0	3.0	%
Logic '1' Frequency	1200 baud	9	-	1200	_	Hz
	2400 baud	9	-	1200	_	Hz
Logic '0' Frequency	1200 baud	9	_	1800	-	Hz
	2400 baud	9	-	2400	-	Hz
Isochronous Distortion	า					
1200Hz - 1800Hz/1200Hz - 2400Hz			_	25	40	μs
1800Hz - 1200Hz/2400Hz - 1200Hz			_	20	40	μs

Notes

- 1. With each data line loaded as, C = 50pf and $R = 10k\Omega$.
- 2. $V_{OUT} = 4.6V$.
- 3. $V_{OUT} = 0.4V$
- Sink/Source currents ≤ 0.1mA.
- 5. Both Xtal and Xtal + 4 Outputs.
- 6. With 50dB Signal/Noise Ratio.
- 7. See Figure 4, Bit Error Rate.
- 8. This Response Time is measured using a 10101010101....01 pattern input signal at a level of 230mV rms (-2.3dB) with no noise.
- 9. Dependent upon Xtal tolerance.

Checksum Generation and Checking

Generation – The checksum generator takes the 48 bits from the 6 bytes loaded into the Tx Data Buffer and divides them modulo–2, by the generating polynomial;-

$$X^{15} + X^{14} + X^{13} + X^{11} + X^{4} + X^{2} + 1$$

It then takes the 15-bit remainder from the polynomial divider, inverts the last bit and appends an EVEN parity bit generated from the initial 48 bits and the 15 bit remainder (with the last bit inverted).

This 16-bit word is used as the "Checksum."

Checking - The checksum checker does two things:

It takes the first 63 bits of a received message, inverts bit 63, and divides them modulo-2, by the generating polynomial;-

$$X^{15} + X^{14} + X^{13} + X^{11} + X^4 + X^2 + 1$$

The 15 bits remaining in the polynomial divider are checked for all zero.


Secondly, it generates an EVEN parity bit from the first 63 bits of a received message and compares this bit with the received parity bit (bit 64).

If the 15 bits in the polynomial divider are all zero, and the two parity bits are equal, then the Rx Checksum True bit (SR D_i) bit is set.

Package Outlines

The FX429A is available in the package styles outlined below. Mechanical package diagrams and specifications are detailed in Section 10 of this document. Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anti-clockwise when viewed from the top.


FX429AJ4 24-pin cerdip DIL




Handling Precautions

The FX429A is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.

FX429AL1 24-pin quad plastic encapsulated bent and cropped (LG)



FX429AL2 24-lead plastic leaded chip carrier (LS)



Ordering Information

FX429AJ4 24-pin cerdip DIL (J)

FX429AL1 24-pin quad plastic

encapsulated bent and cropped

(LG)

(J)

FX429AL2 24-lead plastic leaded chip

carrier (LS)