

# CONSUMER MICROCIRCUITS LTD

## PRODUCT INFORMATION

### FX009 Digitally Controlled Amplifier Array

Publication D/009/3 December 1991  
Provisional Issue

**8 Digitally Controlled Amplifiers**

**15 Gain/Attenuation Steps**

**7 Trimmers, with a  $\pm 3\text{dB}$  Range  
in 0.43dB Steps**


**1 'Volume' Trimmer, with a  $\pm 14\text{dB}$   
Range in 2.0dB Steps**

**8-Bit Serial Data Control**

**Output Mute/Powersave Function**

**Audio and Data Gain Control  
Applications**

**Cellular, PMR, PABX Applications**



# FX009

Fig.1 Functional Block Diagram

The FX009 Digitally Adjustable Amplifier Array is intended to replace trimmer potentiometers and volume controls in Cellular, PMR, Telephony and Communications applications where d.c., voice or data signals need adjustment.

The FX009 is a single-chip LSI consisting eight digitally controlled amplifier stages, each with 15 distinct gain/attenuation steps. Control of each individual amplifier is by an 8-bit serial data stream. Seven of the amplifier stages offer a  $\pm 3\text{dB}$  range in steps of 0.43dB, whilst the remaining amplifier offers a  $\pm 14\text{dB}$  range in steps of 2dB, and is intended for volume control applications. Each amplifier includes a 16th 'Mute' state which sets the output to bias ( $V_{DD}/2$ ) and powersaves the entire section. Minimum current drain may be achieved by muting all eight sections.

This product replaces the need for manual trimming of audible signals by using the host microprocessor to digitally control the set-up of all audio levels.

#### Applications include:


(i) Control, adjustment and set-up of communications equipment by an Intelligent ATE without manual intervention – eg. Deviation, Microphone and L/S Level, Rx Audio Level etc.

(ii) Automatic Dynamic Compensation of drift caused by variations in temperature, linearity, etc.

(iii) Fully automated servicing and re-alignment.

The FX009 is a low-power, single 5-volt CMOS device available in both 24-pin DIL and SMD package versions.

DIL FX009J	Quad FX009LG/LS	
1	1	<b>Serial Clock</b> : This external clock pulse input is used to "clock in" the Control Data. See Figure 4, Data Load Timing. This input has an internal 1M $\Omega$ pullup resistor.
2	2	<b>Load/Latch</b> : Governs the loading and execution of the control data. During serial data loading this input should be kept at a logical '0' to ensure that data rippling past the latches has no effect. When all 8 bits have been loaded, this input should be strobed '0' $\Rightarrow$ '1' $\Rightarrow$ '0' to latch the new data in. Data is executed on the falling edge of the strobe. If the Load/Latch input is used this pin should be left open circuit. This input has an internal 1M $\Omega$ pullup resistor.
3	3	<b>Load/Latch</b> : The inverted Load/Latch input. This function governs the loading and execution of the control data. During serial data loading this input should be kept at a logical '1' to ensure that data rippling past the latches has no effect. When all 8 bits have been loaded, this input should be strobed '1' $\Rightarrow$ '0' $\Rightarrow$ '1' to latch the new data in. Data is executed on the rising edge of the strobe. If the Load/Latch input is used this pin should be left open circuit. This input has an internal 1M $\Omega$ pulldown resistor.
4	4	<b>Ch1 Input :</b> <b>Analogue Inputs :</b>
5	5	<b>Ch2 Input :</b> These individual amplifier inputs are self-biasing, a.c. input analogue signals must be capacitively coupled to these pins, as shown in Figure 2.
6	6	<b>Ch3 Input :</b> In the powersave modes the inputs are biased at $V_{DD}/2$ .
7	7	<b>Ch4 Input :</b> Note that amplifiers Ch1 to Ch8 are 'inverting amplifiers.'
8	8	$V_{BIAS}$ : The output of the on-chip bias circuitry, held at $V_{DD}/2$ . This pin should be decoupled to $V_{SS}$ as shown in Figure 2.
9	9	<b>Ch5 Input :</b> <b>Analogue Inputs :</b>
10	10	<b>Ch6 Input :</b>
11	11	<b>Ch7 Input :</b>
12	12	<b>Ch8 Input :</b>
13	13	$V_{SS}$ : Negative supply rail (GND).
14	14	<b>Ch8 Output :</b> <b>Analogue Outputs :</b>
15	15	<b>Ch7 Output :</b> The individual "Gain Controlled" amplifier outputs.
16	16	<b>Ch6 Output :</b> Ch1 to Ch7 range from -3dB to +3dB in 0.43dB steps, Ch8 could be utilized as a volume control, ranging from -14dB to +14dB in 2.0dB steps.
17	17	<b>Ch5 Output :</b> In the powersave mode the selected output is biased at $V_{DD}/2$ .
18	18	No internal connection. Do not use.
19	19	<b>Ch4 Output :</b> <b>Analogue Outputs</b>
20	20	<b>Ch3 Output :</b> Note that amplifiers Ch1 to Ch8 are 'inverting amplifiers.'
21	21	<b>Ch2 Output :</b>
22	22	<b>Ch1 Output :</b>
23	23	$V_{DD}$ : Positive supply rail. A single +5-volt power supply is required.
24	24	<b>Control Data Input</b> : Operation of the 8 amplifier channels (Ch1 – Ch8) is controlled by the 8 bits of data entered serially at this pin . The data is entered (bit 7 to bit 0) on the rising edge of the external Serial Clock. The data format is described in Tables 1, 2 and Figure 4. This input has an internal 1M $\Omega$ pullup resistor.



**Notes**

- (1) Channel Amplifiers 1 to 8 are inverting amplifiers.
- (2) Analogue input capacitors  $C_1$  to  $C_8$  are only required for a.c. input signals, d.c. input signals do not require these components.

**Component**

**Unit Value**

$C_1$ to $C_8$	0.1 $\mu$
$C_9$	1.0 $\mu$
$C_{10}$	1.0 $\mu$
Tolerances: $C = \pm 20\%$	

Fig.2 External Component Connections

**Application Recommendations**

To avoid excess noise and instability in the final installation it is recommended that the following points be noted.

- (a) A noisy or badly regulated power supply can cause instability and/or variance of selected gains.
- (b) Care should be taken on the design and layout of the printed circuit board.
- (c) All external components (Figure 2) should be kept close to the FX009 package.
- (d) Inputs and outputs should be screened wherever possible.
- (e) Tracks should be kept short.
- (f) Analogue tracks should not run parallel to digital tracks.
- (g) A "Ground Plane" connected to  $V_{SS}$  will assist in eliminating external pick-up on the channel input and output pins.
- (h) Do not run high-level output tracks close to low-level input tracks.
- (i) Input signal amplitudes should be applied with due regard to Figure 3.




Fig.3 SINAD vs Input Level – Typical Values

The gain of each amplifier block (Channel 1 to Channel 8) in the FX009 is set by a separate 8-bit data word ( bit 7 to bit 0 ). This 8-bit word, consisting of 4 Address bits ( bit 7 to bit 4) and 4 Gain Control bits (bit 3 to bit 0), is loaded to the Control Data Input in serial format using the external data clock.

Data is loaded to the FX009 on the rising edge of the Serial Clock. Loaded data is executed on the falling (rising) edge of the Load/Latch (Load/Latch) pulse. Table 1 shows the format of each 4-bit Address word, Table 2 shows the format of each Gain Control word with Figure 4 describing the data loading operation and timing.

Table 1 Address Word Format

Bit 7 MSB	Bit 6	Bit 5	Bit 4 LSB	Channel Selected
1	0	0	0	1
1	0	0	1	2
1	0	1	0	3
1	0	1	1	4
1	1	0	0	5
1	1	0	1	6
1	1	1	0	7
1	1	1	1	8


Table 2 Gain Control Word Format

Bit 3 MSB	Bit 2	Bit 1	Bit 0 LSB	Stage 1 to 7 (0.43dB)	Stage 8 (2.0dB)
0	0	0	0	Powersave	Powersave
0	0	0	1	-3.0	-14.0 dB
0	0	1	0	-2.571	-12.0 dB
0	0	1	1	-2.143	-10.0 dB
0	1	0	0	-1.714	-8.0 dB
0	1	0	1	-1.286	-6.0 dB
0	1	1	0	-0.857	-4.0 dB
0	1	1	1	-0.428	-2.0 dB
1	0	0	0	0	0 dB
1	0	0	1	0.428	2.0 dB
1	0	1	0	0.857	4.0 dB
1	0	1	1	1.286	6.0 dB
1	1	0	0	1.714	8.0 dB
1	1	0	1	2.143	10.0 dB
1	1	1	0	2.571	12.0 dB
1	1	1	1	3.0	14.0 dB

### Data Loading

The 8-bit data word is loaded *bit 7 first and bit 0 last*. Bit 7 must be a logic "1" to address the chip. If bit 7 in the word is a logic "0" that 8-bit word will not be executed. Figure 4 (below) shows the timing information required to load and operate this device.

SERIAL DATA CLOCK



### Timing

$t_{PWH}$   
Serial Clock "High" Pulse Width

$t_{PWL}$   
Serial Clock "Low" Pulse Width

$t_{DS}$   
Data Set-up Time

$t_{DH}$   
Data Hold Time

$t_{LL}$   
Load/Latch Set-up Time

$t_{LLW}$   
Load/Latch Pulse Width

Fig.4 Serial Control Data Loading Diagram

## Specification

### Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage	-0.3 to 7.0V
Input voltage at any pin (ref $V_{SS} = 0V$ )	-0.3 to ( $V_{DD} + 0.3V$ )
Sink/source current (supply pins)	+/- 30mA
(other pins)	+/- 20mA
Total device dissipation @ $T_{AMB} = 25^{\circ}C$	800mW Max.
Derating	10mW/ $^{\circ}C$
Operating temperature range: <b>FX009J</b>	-30 $^{\circ}C$ to +85 $^{\circ}C$ (cerdip)
<b>FX009LG/LS</b>	-30 $^{\circ}C$ to +70 $^{\circ}C$ (plastic)
Storage temperature range: <b>FX009J</b>	-55 $^{\circ}C$ to +125 $^{\circ}C$ (cerdip)
<b>FX009LG/LS</b>	-40 $^{\circ}C$ to +85 $^{\circ}C$ (plastic)

### Operating Limits

All device characteristics are measured under the following conditions unless otherwise specified:

$V_{DD} = 5.0V$ ,  $T_{AMB} = 25^{\circ}C$ . Audio Level 0dB ref: = 775mVrms. Amplifier Gain Set = 0dB.

Characteristics	See Note	Min.	Typ.	Max.	Unit
<b>Static Values</b>					
Supply Voltage ( $V_{DD}$ )		4.5	5.0	5.5	V
Supply Current –					
– All Stages Quiescent		–	0.13	–	mA
– All Stages Operating		–	2.6	–	mA
<b>Dynamic Values</b>					
<b>Control Functions</b>					
Input Logic '1'		3.5	–	–	V
Input Logic '0'		–	–	1.5	V
Digital Input Impedances		0.5	1.0	–	M $\Omega$
<b>Amplifier Stages (General)</b>					
Bandwidth (-3dB)		20.0	–	–	kHz
Output Impedance		–	0.8	3.0	k $\Omega$
Total Harmonic Distortion	1	–	0.35	0.5	%
Output Noise Level (per stage)	2	–	180.0	400.0	$\mu$ Vrms
Onset of Clipping	3	–	1.73	–	Vrms
Gain Variation	4	–	–	0.1	dB
Interstage Isolation		–	60.0	–	dB
<b>"Trimmer" Stages (Ch1 – Ch7)</b>					
Gain		-3.0	–	+3.0	dB
Gain per Step (15 in No.)		–	0.43	–	dB
Step Error		–	–	0.2	dB
Input Impedance		100.0	–	–	k $\Omega$
<b>"Volume" Stage (Ch8)</b>					
Gain		-14.0	–	+14.0	dB
Gain per Step (15 in No.)		–	2.0	–	dB
Step Error		–	–	0.4	dB
Input Impedance		50.0	–	–	k $\Omega$
<b>Timing (Figure 4)</b>					
Serial Clock "High" Pulse Width ( $t_{PWH}$ )		250	–	–	ns
Serial Clock "Low" Pulse Width ( $t_{PWL}$ )		250	–	–	ns
Data Set-up Time ( $t_{DS}$ )		150	–	–	ns
Data Hold Time ( $t_{DH}$ )		50	–	–	ns
Load/Latch Set-up Time ( $t_{LL}$ )		250	–	–	ns
Load/Latch Pulse Width ( $t_{LLW}$ )		150	–	–	ns
Serial Data Clock Frequency		–	–	2.0	MHz

### Notes

- Gain Set 0dB, Input Level 1kHz -3.0dB (549mVrms).
- a.c short-circuit input, measured in a 30kHz bandwidth.
- See Figure 3.
- Over temperature and supply voltage range.

The FX009J, the cerdip package is shown in Figure 5. The 'LG' version is shown in Figure 6, and the 'LS' version in Figure 7. To allow complete identification, the FX009 LG and LS packages have an indent spot adjacent to pin 1 and a chamfered corner between pins 3 and 4.

The FX009 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.

Figure 5. FX009J cerdip package dimensions





Figure 6. FX009LG package dimensions

- FX009J** 24-pin cerdip DIL
- FX009LG** 24-pin quad plastic encapsulated bent and cropped
- FX009LS** 24-lead plastic leaded chip carrier




Figure 7. FX009LS package dimensions

CML does not assume any responsibility for the use of any circuitry described. No circuit patent licences are implied and CML reserves the right at any time without notice to change the said circuitry.