## Features

- 4 Digitally Controlled Amplifiers
- 15 Gain/Attenuation Steps
- 3 Amplifiers, with $\mathrm{a} \pm 3 \mathrm{~dB}$ Range in 0.43 dB Steps
- 1 'Volume' Amplifier, with a $\pm 14 \mathrm{~dB}$ Range in 2dB Steps
- 8-Bit Serial Data Control
- Output Mute Function
- Audio and Data Gain Control Applications
- Telecoms, Radio and Industrial Applications


Fig. 1 Functional Block Diagram

## Brief Description

The FX019 Digitally Adjustable Amplifier Array is available to replace trimmer potentiometers and volume controls in Cellular, PMR, Telephony and Communications applications where d.c., voice or data signals need adjustment.
The FX019 is a single-chip LSI consisting of four digitally controlled amplifier stages, each with 15 distinct gain/attenuation steps. Control of each individual amplifier is by an 8-bit serial data stream. Three of the amplifier stages offer a $+/-3 \mathrm{~dB}$ range in steps of 0.43 dB , whilst the remaining amplifier offers a $+/-14 \mathrm{~dB}$ range in steps of 2 dB , and is suggested for volume control applications. Each amplifier includes a 16th 'Off' state which when applied, mutes the output audio from that channel. This array uses a Chip Select input to select one of two FX019s in a system.

This product replaces the need for manual trimming of audible signals by using the host microprocessor to digitally control the set-up of all audio levels during development, production/calibration and operation.

Applications include:
(i) Control, adjustment and set-up of communications equipment by an Intelligent ATE without manual intervention - eg. Deviation, Microphone and L/S Levels, Rx Audio Level etc.
(ii) Automatic Dynamic Compensation of drift caused by variations in temperature, linearity, etc.
(iii) Fully automated servicing and re-alignment.

The FX019 is a low-power, single 5 -volt CMOS device available in plastic DIL and Small Outline (S.O.I.C.) SMD package versions.

```
FX019DW
FX019P
```

1

2

3

4
5
6
7

8

9

Serial Clock : This external clock pulse input is used to "clock in" the Control Data. See Figure 4, Serial Control Data Load Timing. This input has an internal $1 \mathrm{M} \Omega$ pullup resistor.

Load/Latch : Governs the loading and execution of the control data. During serial data loading this input should be kept at a logical '0' to ensure that data rippling past the latches has no effect. When all 8 bits have been loaded, this input should be strobed '0' - ' 1 ' - '0' to latch the new data in. Data is executed on the falling edge of the strobe. If the Load/Latch input is used this pin should be left open circuit. This input has an internal $1 \mathrm{M} \Omega$ pullup resistor.
$\overline{\text { Load/Latch : The inverted Load/Latch input. This function governs the loading and execution of }}$ the control data. During serial data loading this input should be kept at a logical '1' to ensure that data rippling past the latches has no effect. When all 8 bits have been loaded, this input should be strobed '1' - '0' - '1' to latch the new data in. Data is executed on the rising edge of the strobe. If the Load/Latch input is used this pin should be left open circuit. This input has an internal $1 \mathrm{M} \Omega$ pulldown resistor.

Ch1 Input :
Ch2 Input :
Ch3 Input :
Ch4 Input :
$\mathrm{V}_{\mathrm{ss}}$ : Negative supply rail (GND).
$\mathrm{V}_{\text {BIAS }}$ : The output of the on-chip bias circuitry, held at $\mathrm{V}_{\mathrm{DD}} / 2$. This pin should be decoupled to $\mathrm{V}_{\mathrm{SS}}$ as shown in Figure 2.

Ch4 Output: Controlled Analogue Outputs :
Ch3 Output: The individual "Gain Controlled" amplifier outputs.
Ch1 to Ch3 range from -3 dB to +3 dB in 0.43 dB steps, Ch4 could be
Ch2 Output :
Ch1 Output : utilized as a volume control, ranging from -14 dB to +14 dB in 2.0 dB steps.
In the "OFF" mode there is no output from the selected amplifier.

Chip Select: A logic input to select one of two FX019 microcircuits in a system, see Table 1. This input has an internal $1 \mathrm{M} \Omega$ pulldown resistor.

Control Data Input: Operation of the 4 amplifier channels (Ch1 - Ch4) is controlled by the 8 bits of data entered serially at this pin. The data is entered (bit 7 to bit 0 ) on the rising edge of the external Serial Clock. The data format is described in Tables 1, 2 and Figure 4. This input has an internal $1 \mathrm{M} \Omega$ pullup resistor.
$\mathrm{V}_{\mathrm{DD}}$ : Positive supply rail. A single +5 -volt power supply is required.

## Application Notes



## Fig. 2 External Component Connections

## Application Recommendations

To avoid excess noise and instability in the final installation it is recommended that the following points be noted.
(a) A noisy or badly regulated power supply can cause instability and/or variance of selected gains.
(b) Care should be taken on the design and layout of the printed circuit board.
(c) All external components (Figure 2) should be kept close to the FX019 package.
(d) Inputs and outputs should be screened wherever possible.
(e) Tracks should be kept short.
(f) Analogue tracks should not run parallel to digital tracks.
(g) A "Ground Plane" connected to $\mathrm{V}_{\mathrm{SS}}$ will assist in eliminating external pick-up on the channel input and output pins.
(h) Do not run high-level output tracks close to lowlevel input tracks.
(i) Input signal amplitudes should be applied with due regard to Figure 3.


Fig. 3 SINAD vs Input Level - Typical Values
INPUT LEVEL dB

## Control Data and Timing

The gain of each amplifier block (Channel 1 to Channel 4) in the FX019 is set by a separate 8-bit data word ( bit 7 to bit 0 ). This 8 -bit word, consisting of 4 Address bits (bit 7 to bit 4) and 4 Gain Control bits (bit 3 to bit 0 ), is loaded to the Control Data Input in serial format using the external data clock.

Data is loaded to the FX019 on the rising edge of the Serial Clock. Loaded data is executed on the falling (rising) edge of the Load/Latch (Load/Latch) pulse. Table 1 shows the format of each 4-bit Address word, Table 2 shows the format of each Gain Control word with Figure 4 describing the data loading operation and timing.

| Table 1 Address Word Format |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \hline \text { Bit } 7 \\ \text { MSB } \end{array}$ | Bit 6 | Bit 5 | $\begin{aligned} & \text { Bit } 4 \\ & \text { LSB } \end{aligned}$ | Channel Selected | Chip Select | Chip Number |
| 1 | 0 | 0 | 0 | 1 | 0 |  |
| 1 | 0 | 0 | 1 | 2 | 0 | Chip |
| 1 | 0 | 1 | 0 | 3 | 0 | 1 |
| 1 | 0 | 1 | 1 | 4 | 0 |  |
| 1 | 1 | 0 | 0 | 1 | 1 |  |
| 1 | 1 | 0 | 1 | 2 | 1 | Chip |
| 1 | 1 | 1 | 0 | 3 | 1 | 2 |
| 1 | 1 | 1 | 1 | 4 | 1 |  |

## Data Loading

The 8-bit data word is loaded bit 7 first and bit 0 last.
Bit 7 must be a logic " 1 " to address the chip.
If bit 7 in the word is a logic " 0 " that 8 -bit word will not be executed. The Chip Select input permits the use of two devices in a system; To facilitate this, Bit 6 can be either a logic "0" or "1." Figure 4 (below) shows the timing information required to load and operate this device.

| Table 2 Gain Control Word Format |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 3 <br> MSB | Bit2 | Bit 1 | Bit 0 <br> LSB | Stage 1, 2, 3 <br> $(\mathbf{0 . 4 3 d B})$ | Stage 4 <br> $(\mathbf{2 . 0 d B})$ |
| 0 | 0 | 0 | 0 | OFF | OFF |
| 0 | 0 | 0 | 1 | -3.0 | -14.0 dB |
| 0 | 0 | 1 | 0 | -2.571 | -12.0 |
| 0 | 0 | 1 | 1 | -2.143 | -10.0 |
| 0 | 1 | 0 | 0 | -1.714 | -8.0 |
| 0 | 1 | 0 | 1 | -1.286 | -6.0 |
| 0 | 1 | 1 | 0 | -0.857 | -4.0 |
| 0 | 1 | 1 | 1 | -0.428 | -2.0 |
| 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0.428 | 2.0 |
| 1 | 0 | 1 | 0 | 0.857 | 4.0 |
| 1 | 0 | 1 | 1 | 1.286 | 6.0 |
| 1 | 1 | 0 | 0 | 1.714 | 8.0 |
| 1 | 1 | 0 | 1 | 2.143 | 10.0 |
| 1 | 1 | 1 | 0 | 2.571 | 12.0 |
| 1 | 1 | 1 | 1 | 3.0 | 14.0 |

SERIAL DATA CLOCK


## Specification

## Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.
Supply voltage
Input voltage at any pin (ref $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ )
-0.3 to 7.0V

Sink/source current (supply pins)
(other pins)
Total device dissipation @ $\mathrm{T}_{\text {AMB }} 25^{\circ} \mathrm{C}$
Derating
Operating temperature range: FX019DW/P
Storage temperature range: FX019DW/P $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (plastic)

## Operating Limits

All device characteristics are measured under the following conditions unless otherwise specified:
$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$. Audio Level OdB ref: $=775 \mathrm{mVrms}$. Amplifier Gain Set $=0 \mathrm{~dB}$.

| Characteristics |  | See Note | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Static Values |  |  |  |  |  |  |
| Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) |  |  | 4.5 | 5.0 | 5.5 | V |
| Supply Current |  |  | - | 1.5 | - | mA |
| Dynamic Values |  |  |  |  |  |  |
| Control Functions |  |  |  |  |  |  |
| Input Logic '1' |  |  | 3.5 | - | - | V |
| Input Logic '0' |  |  | - | - | 1.5 | V |
| Digital Input Impedances |  |  | 0.5 | 1.0 | - | $\mathrm{M} \Omega$ |
| Amplifier Stages (General) |  |  |  |  |  |  |
| Bandwidth (-3dB) |  |  | 20.0 | - | - | kHz |
| Output Impedance |  |  | - | 1.0 | - | $\mathrm{k} \Omega$ |
| Total Harmonic Distortion |  | , | - | 0.35 | 0.5 | \% |
| Output Noise Level (per stage) |  | 2 | - | 180.0 | 400.0 | $\mu \mathrm{Vrms}$ |
| Onset of Clipping |  | 3 | - | 1.73 | - | Vrms |
| Gain Variation |  | 4 | - | - | 0.1 | dB |
| Interstage Isolation |  |  | - | 60.0 | - | dB |
| "Trimmer" Stages (Ch1 - Ch3) |  |  |  |  |  |  |
| Gain |  |  | -3.0 |  | +3.0 | dB |
| Gain per Step (15 in No.) |  |  | - | 0.43 | - | dB |
| Step Error |  | 5 | - | - | $\pm 0.2$ | dB |
| Input Impedance |  |  | 100.0 | - | - | $\mathrm{k} \Omega$ |
| "Volume" Stage (Ch4) |  |  |  |  |  |  |
| Gain |  |  | -14.0 |  | +14.0 | dB |
| Gain per Step (15 in No.) |  |  | - | 2.0 | - | dB |
| Step Error |  | 5 | - | - | $\pm 0.4$ | dB |
| Input Impedance |  |  | 50.0 | - | - | $\mathrm{k} \Omega$ |
| Timing (Figure 4) |  |  |  |  |  |  |
| Serial Clock "High" Pulse Width | $\left(\mathrm{t}_{\text {PWH }}\right)$ |  | 250 | - | - | ns |
| Serial Clock "Low" Pulse Width | $\left(t_{\text {PwL }}\right)$ |  | 250 | - | - | ns |
| Data Set-up Time | $\left(\mathrm{t}_{\mathrm{DS}}\right)$ |  | 150 | - | - | ns |
| Data Hold Time | $\left(\mathrm{t}_{\mathrm{DH}}\right)$ |  | 50.0 | - | - | ns |
| Load/Latch Pulse Width | (t ${ }_{\text {LLw }}$ ) |  | 150 | - | - | ns |
| Load/Latch Delay | ( $\mathrm{t}_{\text {LLD }}$ ) |  | 200 | - | - | ns |
| Load/Latch Over | ( $\mathrm{LLO}_{\text {L }}$ ) |  | - | - | 50.0 | ns |
| Serial Data Clock Frequency |  |  | - | - | 2.0 | MHz |

## Notes

1. Gain Set 0dB, Input Level 1kHz -3.0dB (549mVrms).
2. With an a.c short-circuit input, measured in a 30 kHz bandwidth.
3. See Figure 3.
4. Over the temperature and supply voltage range.
5. With reference to a 1.0 kHz signal.

## Package Outlines

The FX019 is available in the package styles outlined below. Mechanical package diagrams and specifications are detailed in Section 10 of this document. Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anti-clockwise when viewed from the top.

FX019DW 16-pin plastic S.O.I.C.
(D4) FX019P
16-pin plastic DIL

## Handling Precautions

The FX019 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.

NOT TO SCALE

## Ordering Information

| FX019DW | 16-pin plastic S.O.I.C. | (D4) |
| :--- | :--- | :--- |
| FX019P | 16-pin plastic DIL | (P3) |



