
FX806A Audio Processor



Brief Description

Intended primarily to operate as the "Audio Terminal" of Radio Systems using the DBS 800 Digitally-integrated Baseband System, the FX806A is a PMR Audio Processor which meets EIA and CEPT audio specifications. Using a unique filter line-up, the FX806A offers lower distortion versus modulation level figures than conventional filter/limiter configurations.

The FX806A is a half-duplex device whose signal paths and level-setting elements are dynamically configured and adjusted by digital information sent from the Radio μ Controller using "C-BUS" hardware and software protocol.

Figure 5 shows a complete functional block diagram of the FX806A signal paths which can be viewed as 3 sections:

Input Process

Selectable transmit or receive input paths.

The transmit path with low-noise input and VOGAD amplifiers and bandpass filtered stages provides good signal-to-noise performance at low input levels and minimum distortion for high-drive modulation signals.

De-emphasis is software selectable at the Rx Audio Input for FM or PM radio configurations.

This initial audio, after in-line gain adjustment, is available for switching to either external audio processes (such as scrambling) or internally to the Main Process stages.

Main Process

Conditioning for Input or External Process signals with gain/pre-emphasis, high and lowpass switched capacitor filters and a transmitter deviation limiter. The Main Process Output may be switched to $\rm V_{\tiny BIAS}$.

Summation and Output Drives

Main "voice audio" from the Main Process is combined with signalling and data from other DBS 800 facilities, to provide the composite (in and outband) signal for the digitally adjustable Transmitter Modulation Drives.

Received audio is level (volume) adjusted for output to

Received audio is level (volume) adjusted for output to loudspeaker circuitry.

Signal-level stability and therefore output accuracy, of the FX806A is maintained by a voltage-controlled gain system (VOGAD) with specific gain sensors that are selected automatically by the Internal/External Mode Command. The VOGAD system permits high deviation with low distortion. This is achieved by reducing the path gain (and so reducing the distortion introduced by the Peak Deviation limiter) when the input signal is large.

Signal levels can be controlled to provide 'dynamic-compensation' for such factors as temperature drift, VCO non-linearity, etc.

FX806A audio output stages can be completely disabled or the whole microcircuit placed into a "Powersave" mode, leaving only clock and "C-BUS" circuitry active.

The FX806A is a low-power, 5-volt CMOS integrated circuit and is available in 24-pin DIL cerdip and 24-pin/lead plastic SMD packages.

Pin Number Function


FX806A J/LG/LS	
1	Xtal: The output of the on-chip clock oscillator. External components are required at this output when a Xtal circuit is employed. See Figure 2, INSET 2.
2	Xtal/clock : The input to the on-chip clock oscillator inverter. A Xtal or externally derived clock should be connected here. See Figure 2, INSET 2. This clock provides timing for on-chip elements, filters etc.
3	Serial Clock: The "C-BUS," serial data loading clock input. This clock, produced by the μController, is used for transfer timing of Command Data to the Audio Processor. See Timing diagrams and System Support Document.
4	Command Data: The "C-BUS," serial data input from the μController. Command Data is loaded to this device in 8-bit bytes, MSB (B7) first, and LSB (B0) last, synchronized to the Serial Clock. The Command/Data instruction is acted upon at the end of loading the whole instruction. Command information is detailed in Tables 1, 2, 3, 4 and 5. See Timing diagrams and System Support Document.
5	Chip Select (CS): The "C-BUS," data loading control function. This input is provided by the μController. Command Data transfer sequences are initiated, completed or aborted by the CS signal. See Timing diagrams and System Support Document.
6	VOGAD Out: The output of the relevant VOGAD sensor. This output, with external attack and decay setting components, should be connected as in Figures 2 and 3, to the VOGAD In pin.
7	Rx Audio In: The audio input to the FX806A from the radio receiver's demodulator circuits. This input, which requires to be a.c. coupled with capacitor C_{12} , is selected by a Control Command bit.
8	VOGAD In: The gain control signal from the selected VOGAD sensor (VOGAD Out) to the "Input Process" Voltage Controlled Amplifier. VOGAD operation is enabled via a Mode Command (Bit5). Individual sensors, automatically selected, permit gain control from either the Input Process or an external process. External attack and decay setting components should be applied as recommended in Figures 2 and 3.
9	V_{BIAS} : The output of the on-chip analogue circuitry bias system, held internally at $V_{\text{DD}}/2$. This pin should be decoupled to V_{SS} by a capacitor C_{10} , See Figure 2.
10	Mic In (+): The non-inverting input to the microphone Op-Amp. This input requires external components for Op-Amp gain/attenuation setting as shown in Figure 2, INSET 1.
11	Mic In (–): The inverting input to the microphone Op-Amp. This input requires external components for Op-Amp gain/attenuation setting as shown in Figure 2, INSET 1.
12	V _{ss} : Negative supply rail (GND).

Pin Number Function

FX806A J/LG/LS	
13	Mic Out: The output of the microphone Op-Amp, used with the Mic In (–) input to provide the required gain/attenuation using external components as shown in Figure 2. The external components shown are to assist in the use of this amplifier with either inverting or non-inverting inputs. During Powersave (Volume Command) this output is placed at V _{ss} .
14	Processed Audio In: The input to the device from such external audio processes as Voice Store and Retrieve or Frequency Domain Scrambling. This input, which requires to be a.c. coupled with a capacitor, C ₁₃ , is selected by a Mode Command bit.
15	External Audio Process: The buffered output of the Input Processing stage. For further external audio processing prior to re-introduction at the Processed Audio In pin.
16	CALibration Input: A unique input, intended to be used for dynamic balancing of the modulator drives and for measuring Deviation Limiter levels. A CUE (beep) input from the FX803 Audio Tone Processor can be entered on this line. This input is selected via a Mode Command bit (11 _H) and is self-biased.
17	Main Process Out: The output of the Main Process stage. This output is summed with additional system inputs as required (Audio, Sub-Audio Signalling, FFSK — See System Overview) in the on-chip Modulation Summing Amplifier. External components as shown in Figure 2 should be used as required.
18	Sum In: The input and output terminals of the on-chip Modulation Summing Amplifier. External components are required for input signals, with gain/attenuation setting as shown in Figure 2. For single-signal, no-gain requirements, Main Process Out may be linked directly to Modulation In. Sum Out:
20	Modulation In: The final, composite modulating signal to VCO (Mod 1) and Reference (Mod 2) Output Drives.
21	Audio Output: The processed audio signal output intended as a received audio (volume) output. Though normally used in the Rx mode, operation in Tx is permitted. The output level of this attenuator is controlled via a Volume Set command. During Powersave this output is placed at V _{ss} .
22	Modulation 1 Drive: The drive to the radio modulator Voltage Controlled Oscillator (VCO), from the composite audio summing stage.
23	 Modulation 2 Drive: The drive to the radio modulator Reference Oscillator, from the composite audio summing stage. NOTE: These VCO output attenuators are individually adjustable using the Modulator Levels command. During Powersave these outputs are placed at V_{ss}.
24	V _{DD} : Positive supply rail. A single, stable +5 volt supply is required. Levels and voltages within the Audio Processor are dependant upon this supply.

Analogue Application Information

External Components



Component	Value			
R ₁ = R ₂ R ₃ R ₄ R ₅	10.0kΩ 10.0kΩ 20.0kΩ 20.0kΩ 10.0kΩ	$R_{10} = R_{11}$ R_{12} C_{1} C_{2}	100kΩ 100kΩ 2.2MΩ 470nF 470nF	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
R ₆ R ₇ R ₈ R ₉	2.2MΩ 100kΩ 100kΩ 100kΩ	C ₃ C ₄ C ₅ C ₆	270pF 270pF 0.1μF 33pF	C_{12} 100nF C_{13} 10.0nF X_{13} 4.0MHz Tolerance: R = ±10%. C = ±20%

Notes

To demonstrate the versatility of the Mic. inputs, Input Op-Amp gain/attenuation components for a voltage gain of 6.0dB are shown (INSET 1) in a differential configuration. Components for a single (+ or -) input may be employed.

Resistor values R_7 to R_{11} (summation components) are dependant upon application and configuration requirements.

Xtal circuit capacitors $C_{_{\rm G}}(C_{_{\rm D}})$ and $C_{_{\rm 7}}(C_{_{\rm G}})$ shown (INSET 2) are recommended in accordance with *CML Application Note D/XT/2 December 1991*. Circuit drive and drain resistors are incorporated on-chip.

Operation of any CML microcircuit without a Xtal or clock input may cause device damage. To minimise damage in the event of a Xtal/drive failure, it is recommended that the power rail ($V_{\rm DD}$) is fitted with a current limiting device (resistor or fast reaction fuse).

VOGAD Components Calculations - Figures 2 and 3


Provided $R_5 >> 1.0 k\Omega$ and $R_6 = R_{12} >> R_5$

Then: Attack Time
$$(T_{\Delta}) = R_5 \times C_8$$

Decay Time (
$$T_D$$
) = $\frac{R_6 \times C_8}{2}$

Analogue Application Information

The Gain Control System




Tx gain control of the FX806A is by 1 of 2 selectable signal peak detectors whose output is fed via external integrating components to the Voltage Controlled Amplifier positioned in the Tx Input Process Path.

The integrated level to the VOGAD In pin causes the Voltage Controlled Amplifier gain to be reduced. VOGAD attack and decay calculations are described at the foot of the proceeding page.

The FX806A automatically chooses the appropriate peak detector when the signal path is set by a Mode Command. The Hi/Lo Peak Detector is employed when external audio processes are used.

The Hi Peak Detector is employed when external audio processes are not used.



Suggested Calibration Methods

To effectively null all internal microcircuit tolerances, the following initial calibration routine is suggested:

Tx Calibration: From Mic. In to Modulator Drives Out

Disable Peak Detectors (Mode Command).


Set Transmitter Drives to 0dB (Mod Levels Set). Pre-emphasis may be employed as required (Control Command).

Set Input Level Amp to 0dB (Control Command).

- Mic. In = 250mVrms at 1kHz; Set Process Gain Amp for output of 1440mV p - p (100% deviation).
- (2) With Process Gain Amp set as (1); Mic In = 25mVrms at 1kHz, set Input Level Amp for output level of 308 mVrms (60% deviation).

Rx Calibration: From Rx Audio In to Audio Output
Set Audio Output Drive to 0dB (Volume Set).
Leave Process Gain Amp set as In (1) (above).

(3) With Rx Audio In level of between 154mVrms and 308mVrms (see Specification page), at 1kHz, set the Input Level Amp for an output level of 308mVrms.



Controlling Protocol

Control of the functions and levels within the FX806A PLMR Audio Processor is by a group of Address/Commands and appended data instructions from the system μ Controller to set/adjust the functions and elements of the FX806A. The use of these instructions is detailed in the following paragraphs and tables.

Command Assignment	Addre Hex	Address/Command (A/C) Byte Hex Binary					Byt		Command Data	Table		
		MSE	3						LSB			
General Reset	01	0	0	0	0	0	0	0	1			
Control Command	10	0	0	0	1	0	0	0	0	+	1 byte	2
Mode Command	11	0	0	0	1	0	0	0	1	+	1 byte	3
Mod. Levels Set	12	0	0	0	1	0	0	1	0	+	2 bytes	4
Volume Set	13	0	0	0	1	0	0	1	1	+	1 byte	5

In "C-BUS" protocol the FX806A is allocated Address/ Command (A/C) values $10_{\rm H}$ to $13_{\rm H}$. "C-BUS" Command, Mode, Modulation and Volume assignments and data requirements are given in Table 1 and illustrated in Figure 5 (Main Block Diagram). Each instruction consists of an Address/Command (A/C) byte followed by a data instruction formulated from the following tables.

Commands and Data are only to be loaded in the group configurations detailed, as the "C-BUS" interface recognises the first byte after Chip Select (logic "0") as an Address/Command.

Function or Level control data, which is detailed in Tables 2, 3, 4 and 5, is acted upon at the end of the loaded instruction. Upon Power-Up the value of the "bits" in this device will be random (either "0" or "1"). A General Reset Command (01_H) will be required. This command is provided to "reset" all devices on the "C-BUS" and has the following effect on the

Control Address Command	Loaded as 00,
Mode Address Command	Loaded as 00
Volume Set	Loaded as 00 _H

Control Command

(Preceded by A/C 10_H)

Mode Command

(Preceded by A/C 11,)

			` , , , , , , , , , , , , , , , , , , ,
8	Setting		Control Bits
1	MSB Bit 7 0 1		Transmitted First Audio Output (Rx) Disabled Enabled
	6 0 1		Modulation Drives Disabled Enabled
	5 0 1		Pre-Emphasis By-Pass Enabled
	4 0 1		Input Select Rx Audio In Mic. In
3 2 0 0 0 0 0 0 0 0 0 1 1 0 0 1 1 1 1 1 1	0 0 1 1 0 1 1 1 1 0 0 0 1 1 0 1 1 1 1 1	0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1	Input Level Set Input Amp Disabled -4.0dB -3.0dB -2.0dB -1.0dB 0dB 1.0dB 2.0dB 3.0dB 4.0dB 5.0dB 6.0dB 7.0dB
Table 2	2 Contro	I Con	nmands

			, , , , , , , , , , , , , , , , , , ,
	Setting		Mode Bits
	MSB Bit 7 0 1		Transmitted First Drive Source Signals Calibration
	6 0 1		Deviation Limiter Disabled Enabled
	5 0 1		VOGAD Disabled Enabled
	4 0 1		De-Emphasis Enabled By-Passed
	3 0 1		Signal Select Internal External
2 0 0 0 0 1 1 1 1	1 0 0 1 1 0 0 1 1	0 0 1 0 1 0 1 0	Process Gain Set -4.0dB -3.0dB -2.0dB 1.0dB 0dB 1.0dB 2.0dB 3.0dB
Table	3 Mode	Comm	ands

wodula	itor	LG.	veis	(Preceded by A/C12
S	ettin	g		Modulator Drives
MSB By	yte 1			First byte for transmission
7	6 0		5 0	Must be "0"
4 3 0 0 0 0 0 1 0 1	2 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1	1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	Mod. 1 Attenuation 12.4dB 12.0dB 11.6dB 11.2dB 10.8dB 10.4dB 10.0dB 9.6dB 9.2dB 8.8dB 8.4dB 8.0dB 7.6dB 7.2dB 6.8dB 6.4dB 6.0dB 5.6dB 5.2dB 4.8dB 4.4dB 4.0dB 3.6dB 3.2dB 2.8dB 2.8dB 2.4dB 2.0dB 1.6dB 1.2dB 0.8dB
By	yte 0			Last byte for transmission
MSB 7 0	6 0		5 0	Must be "0"
4 3 0 1 0 1	2 0000011110000011110000011111	1 0 0 1 1 1 0	0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	Mod. 2 Attenuation 6.2dB 6.0dB 5.8dB 5.6dB 5.4dB 5.2dB 5.0dB 4.8dB 4.6dB 4.4dB 4.2dB 4.0dB 3.8dB 3.6dB 3.4dB 3.2dB 3.0dB 2.8dB 2.6dB 2.4dB 2.2dB 2.0dB 1.8dB 1.6dB 1.4dB 1.2dB 1.0dB 0.8dB 0.6dB 0.4dB 0.2dB

	Setti	ng		Volume Set
	SB 7 0	6 0		Transmitted First Main Process Out Enabled Biased
	5 0 1			Powersave Chip Enabled Powersaved
4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3 2 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 1 1 0 0 1 1 1 1 1 1 1 1	1 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1 1 0 0 0 1	0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	Volume Set Attenuation Off 48.0dB 46.4dB 44.8dB 43.2dB 41.6dB 40.0dB 38.4dB 36.8dB 35.2dB 33.6dB 32.0dB 30.4dB 28.8dB 27.2dB 25.6dB 24.0dB 22.4dB 20.8dB 19.2dB 17.6dB 16.0dB 14.4dB 12.8dB 11.2dB 9.6dB 8.0dB 6.4dB 4.8dB 3.2dB 1.6dB 0dB
Tabl	e 5 Vo	lume	e Set	

Command Loading Address/Commands and data bytes must be loaded in accordance with the information given in Figure 6 (Timing).


The **Powersave** function is instigated by bit 5 of the Volume Set Command (Table 5).

During Powersave, all internal elements except the Clock Generator and "C-BUS" Interface are off, with the Mic Op-Amp and Output Drive stage outputs connected to $V_{\rm ss}$.

Modulator Drives are controlled separately, but the whole two-byte Modulator Drive command must be loaded for each required adjustment.


Chip Select must be held at a logic "1" for the period " t_{CSOFF} " between transactions.

Command Loading and Timing



	Parameter	Min.	Тур.	Max.	Unit	
	t _{CSE}	2.0	_	_	μs	
	t _{CSH}	4.0	_	_	μs	
	t _{CSOFF}	2.0	_	_	μs	
	t _{NXT}	4.0	_	_	μs	
	t _{CK}	2.0	_	_	μs	
lotes	G.N.					

- (1) Command Data is transmitted to the peripheral MSB (bit7) first, LSB (bit0) last.
- (2) Data is clocked into the peripheral on the rising clock edge.
 (3) Loaded data instructions are acted upon at the end of each individual, loaded byte.
- (4) To allow for differing μController serial interface formats, the FX806A will work with either polarity Serial Clock pulses.



To assist in rapid setting, the "quick-reference" guide below should be used together with Figure 5.

Byte 1 it 7 - 5 4 - 0 Byte 2 7 - 5 4 - 0	A/C = 12 _H "0" Mod 1 Attenuation (0 to 12.4dB) "0" Mod 2 Attenuation
4 - 0 Byte 2 7 - 5	Mod 1 Attenuation (0 to 12.4dB)
Byte 2 7 - 5	(0 to 12.4dB)
7 – 5	"0"
7 – 5	· ·
-	· ·
4 - 0	Mod 2 Attenuation
	mod E / tttorradion
	(0 to 6.2dB)
olume Set	A/C = 13
it 7 – 6	"О"
5	Powersave
4 - 0	Volume Set Attenuation
	(0 to 48dB)
	•

Specification

Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage -0.3 to 7.0V -0.3 to (V_{DD} + 0.3V) Input voltage at any pin (ref $V_{SS} = 0V$) +/- 30mA Sink/source current (supply pins) (other pins) +/- 20mA Total device dissipation @ T_{AMB} 25°C 800mW Max. 10mW/°C Derating -40°C to +85°C (cerdip) Operating temperature range: FX806A J FX806A LG/LS -40°C to +85°C (plastic)

Storage temperature range: FX806A J -55°C to +125°C (cerdip)
FX806A LG/LS -40°C to +85°C (plastic)

Operating Limits

All device characteristics are measured under the following conditions unless otherwise specified:

 $V_{DD} = 5.0 \text{V}$. $T_{AMB} = 25 ^{\circ}\text{C}$. Xtal/Clock $f_0 = 4.0 \text{MHz}$. Audio Level 0dB ref: = 308mVrms @ 1kHz (60% deviation, FM).

Characteristics	See Note	Min.	Тур.	Max.	Unit
Static Values					
Supply Voltage		4.5	5.0	5.5	V
Supply Current (All Elements Enabled)		_	8.0	_	mA
(Maximum Powersave)		_	0.7	_	mA
"C-BUS" Interface			-		
Input Logic "1"		3.5	_	_	V
Input Logic "0"		_	_	1.5	V
Input Leakage Current (logic "1 or 0")		-1.0	_	1.0	μΑ
Input Capacitance		_	_	7.5	pF
Dynamic Values					•
Overall Performance					
Microphone Input	4, 5	_	25.0	_	mVrms
Rx Audio In	6, 5	154	_	308	mVrms
Output Drive Levels	-, -				
For 60% Deviation	5, 7	291	308	326	mVrms
For 100% Deviation	5, 7, 8	_	1,440	-	mV p - p
Passband Frequencies	1	297	-	3000	Hz
Passband Ripple	2	-2.0		0.5	dB
Stopband Attenuation	1, 3			0.0	
f = 150Hz	1, 3	10.0	12.0	_	dB
f = 3400Hz		10.0	2.0	_	dB
f = 6000Hz		30.0	36.0	_	dB
f = 8000Hz to 20,000Hz		-	60.0	_	dB
			00.0		u _D
Signal Path Noise Rx	11	_	-60.0	_	dBp
Rx	10	_	-55.0	_	dВр
Tx	11	_	-50.0	_	dBp
Tx	10	_	-30.0 -45.0	_	dВр
Distortion	10	_	1.0	_	%
Circuit Elements – Figure 5			1.0		70
Mic Amp or Mod Summation Amp					
Open Loop Gain		_	50.0	_	dB
Bandwidth		20.0	-	_	kHz
Input Impedance		10.0	_		MΩ
Output Impedance (Open Loop)		-	6.0	_	kΩ
(Closed Loop)		_	600	_	Ω
De-emphasis			300		<u> </u>
Slope		_	-6.0	_	dB/oct.
Gain (at 1.0kHz)		_	0	_	dB
Input Impedance		_	500	_	kΩ
Voltage Controlled Gain Amp					
Gain (Non-Compressing)	5	_	6.0	_	dB
(Full Compression)	3	_	-24.0	_	dB
VOGAD In Input Impedance		_	10.0	_	MΩ
V SOAD III IIIpat IIIIpedanoe			10.0		14177

Specification.....

haracteristics	See Note	Min.	Тур.	Max.	Unit
VOGAD Peak Detectors					
Output Impedance - Logic "1" (Compre	ess)	_	1.0	_	kΩ
- Logic "0"	,	_	10.0	_	$M\Omega$
Hi/Lo Peak Detector Thresholds		_	1,300	_	mV p - p
Hi Peak Detector Threshold		_	650	_	mV +ve pk
			000		mv rve pr
Input (Low + Highpass) Filter Gain (at 1.0kHz)		-1.0	0	1.0	dB
		1.0	O	1.0	uВ
Input Level Amp					
Nominal Adjustment Range		-4.0		10.0	dB
Error of any Setting		-1.0	_	1.0	dB
Step Size		0.75	1.0	1.25	dB
External Audio Buffer					
Gain		-0.1	0	0.1	dB
	D)	· · ·	· ·	0	<u></u>
Pre-emphasis (Main Process and VOGA	וט		6.0		dD/aat
Slope		_	6.0	_	dB/oct.
Gain (at 1.0kHz)		_	10.0	_	dB
Process Highpass Filter					
Gain (at 1.0kHz)		-1.0	0	1.0	dB
Deviation Limiter					
Threshold		_	1,300	_	mV p − p
Gain		-0.5	1,500	0.5	dB
		-0.5	_	0.5	иь
Process Lowpass Filter					
Gain (at 1.0kHz)		-1.0	0	1.0	dB
Process Gain Amp					
Nominal Adjustment Range		-4.0		3.0	dB
Error of any Setting		-0.5	_	0.5	dB
Step Size		0.75	1.0	1.25	dB
Output Impedance		0.73	600	-	Ω
		_	000	_	22
Transmitter Modulator Drives					
Input Impedance		_	15.0	_	kΩ
Mod.1 Attenuator					
Nominal Adjustment Range		0		12.4	dB
		_		1.0	
Error of any Setting		-1.0	- 0.4	_	dB
Step Size		0.2	0.4	0.6	dB
Output Impedance		_	600	_	Ω
Mod.2 Attenuator					
Nominal Adjustment Range		0		6.2	dB
Error of any Setting		-0.6	_	0.6	dB
Step Size		0.1	0.2	0.3	dB
				0.3	
Output Impedance		_	600	_	Ω
Audio Output Attenuator					
Nominal Adjustment Range		0		48.0	dB
Error of any Setting		-1.5	_	1.5	dB
Step Size		_	1.6	_	dB
Output Impedance		_	600	_	Ω
			550		22
scellaneous Impedances					
Processed Audio Input		_	500	_	kΩ
Calibration Input		_	500	_	kΩ
External Process Out		_	100	_	Ω
Rx with De-Emphasis By-Pass			25.0		$k\Omega$


Notes

- 1. Between Mic. or Rx inputs to Modulator or Audio outputs.
- 2. The deviation from the ideal overall response that includes the pre- or de-emphasis slope.
- 3. Excluding the effect of the pre- or de-emphasis slope.
- 4. Producing an output of 0dB with the Mic. Op-Amp set to 6dB (as shown in Figure 2) and the Modulator Drives set to 0dB.
- 5. With Output Drives set to 0dB and the system calibrated, as described in the Application pages.
- 6. Input level range for 0dB output, by adjustment of the Input Level Amp.
- 7. It is recommended that these output levels will produce 60% or 100% deviation in the transmitter.
- 8. With the microphone input level 20dB above the level required to produce 0dB at the Output Drives.
- 9. Using external components recommended in Figure 2.
- 10. In a 30kHz bandwidth.
- 11. dBp = Psophometrically weighted measurement.

Package Outlines

The FX806A is available in the package styles outlined below. Mechanical package diagrams and specifications are detailed in Section 10 of this document. Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anti-clockwise when viewed from the top.


FX806A J 24-pin cerdip DIL (J4)



Handling Precautions

The FX806A is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.

FX806A LG 24-pin quad plastic encapsulated bent and cropped (L1)



FX806A LS 24-lead plastic leaded chip carrier (L2)

Ordering Information

FX806A J 24-pin cerdip DIL (J4)

FX806A LG 24-pin encapsulated bent and cropped (L1)

FX806A LS 24-lead plastic leaded chip carrier (L2)

