
FX809 FFSK Modem



Brief Description

An intelligent, half-duplex, FFSK/MSK modem which operates under "C-BUS" control. In addition this modem provides software selectable checksum generation and error checking, in accordance with MPT1327.

The FX809, using Interrupt and Status Register procedures, performs the functions described below:

In Tx mode the FX809 will:

1. (a) Accept from the host and transmit, 8-bit bytes of data as instructed (Preamble, Sync, Address and data).

(b) internally calculate and insert a 2 byte checksum based upon the preceeding 6 bytes of data, or

(c) disable the internal checksum generator and continuously transmit the data supplied.

2. Transmit 1 hang-bit and go to Tx Idle when all loaded data bytes have been transmitted.

In Rx mode the FX809 will:

- 1. Detect and achieve bit synchronization within 16 bits.
- 2. (a) Search and detect the user-programmed Sync (or its opposite logic sense) Word and achieve frame sychronization. Data will then be output in 8-bit bytes via the Rx Data Buffer.

(b) Use the received checksum to calculate the presence of any errors, setting the Status Register accordingly.

3. Make the incoming data directly available, via the Rx Data Buffer (Rx Freeformat), overriding synchronization requirements.

The FX809 achieves Rx input timing by recovering an Rx clock from the incoming data stream. Output tones are timed to the internally generated transmit clock. Filter, register clocks and transmit FFSK tone frequencies are derived internally from the external Xtal or clock pulse input.

For compliance with the MPT 1327 Signalling Specification a 4.032MHz Xtal or clock input will be required.

NOTE: All information contained in this data sheet is specified using a 4.032 MHz Xtal, 1200 bps baud rate , Mark and Space frequencies 1200 Hz and 1800 Hz.

The FX809 is a low-power 5-volt integrated circuit, incorporating "Powersave" modes to further reduce power requirements.

An uncommitted amplifier is provided on chip for general purpose applications within DBS 800.

The FX809 is available in 24-pin cerdip DIL and 24-pin/lead plastic SMD packages.

Publication D/809/4 December 1995


Pin Number Function

FX809 J/LG/LS	
1	Xtal: The output of the on-chip clock oscillator. External components are required at this input when a Xtal input is used. See Figure 2, INSET.
2	Xtal/Clock: The input to the on-chip clock oscillator inverter. A Xtal or externally derived clock should be connected here. See Figure 2, INSET.
3	Interrupt Request (IRQ): The output of this pin indicates an interrupt condition to the μ Controller, by going to a logic "0." This is a "wire-or able" output, enabling the connection of up to 8 peripherals to 1 interrupt port on the μ Controller. This pin has a low-impedance pulldown to logic "0" when active and a high-impedance when inactive. The conditions that cause interrupts are indicated in the Status Register and are shown below:
	Tx Idle Rx Data Ready Tx Data Ready Rx SYNC Detect Rx SYNC Detect
	Interrupt outputs can be disabled by bit 3 of the Control Register.
4	No Internal connection.
5	No Internal connection.
6	 Rx Freeformat: Used in the Rx mode, this input, when a logic "0," allows received data to be read from the Rx Data Buffer via the Reply Data line without having to acheive byte synchronization (SYNC/SYNC) first. Data will continue to be available after this input goes to a logic "1" until either a SYNC or SYNC Prime bit is set or the modem set to Tx mode. When held at a logic "1" the modem operates normally. This pin has an internal 1MΩ pullup resistor. NOTE: If this input is held at a logic "0" in the Tx mode, the Rx Data Ready bit in the Status Register may occasionally be set, but not cause an interrupt. If this input is a logic "0" when going into the Rx mode, an Rx Data Ready interrupt may be generated immediately, in this case the first byte of Rx data should be ignored.
7	V_{BIAS} : The internal circuitry bias line, held at $V_{DD}/2$ this pin must be decoupled to V_{SS} by capacitor C_3 , see Figure 2.
8	Amp In: The inverting input to the on-chip uncommitted amplifier.
9	Amp Out: The output of the on-chip uncommitted amplifier.
10	Rx In: The 1200 baud, 1200Hz/1800Hz, received FFSK signal input. The input signal to this pin must be a.c. coupled via capacitor C_4 , see Figure 2.
11	No Internal connection.
12	V _{ss} : Negative Supply (GND).


Pin Number Function

FX809 J/LG/LS	
13	Tx Out: The 1200 baud, 1200Hz/1800Hz FFSK Tx output. When not transmitting data the output impedance of this pin is high. On power-up, this output can be any level, a General Reset command is required to ensure that this output attains V_{BIAS} initially.
14	No Internal connection.
15	No Internal connection.
16	No Internal connection.
17	Reply Data: The "C-BUS", serial data output to the μ Controller. The transmission of Reply Data bytes is synchronized to the Serial Clock under the control of the Chip Select input. This 3-state output is held at high impedance when not sending data to the μ Controller. See Timing Diagrams and System Support Document, Document 2.
18	No Internal connection.
19	Chip Select (CS): The "C-BUS" data loading control function, this input is provided by the μ Controller. Data transfer sequences are initiated, completed or aborted by the CS signal. See Timing Diagrams and System Support Document, Document 2.
20	Command Data: The "C-BUS," serial data input from the µController. Data is loaded to this device in 8-bit bytes, MSB (B7) first, and LSB (B0) last, synchronized to the Serial Clock. See Timing Diagrams and System Support Document, Document 2.
21	Serial Clock: The "C-BUS," serial clock input. This clock, produced by the μ Controller, is used for transfer timing of commands and data to and from the FFSK Modem. See Timing Diagrams and System Support Document, Document 2.
22	Address Select: This pin enables two FX809 devices to be used on the same "C-BUS," providing full-duplex operation. When at a logic "1" Address/Command bytes (with the exception of a General Reset) must have bit 3 set to a logic "1" to address this device. See Tables 1 and 2.
23	Wake: This input can be used to reactivate the FX809 from the 'Powersave' condition. The device will be in a 'Powersave' condition when both this pin and bit 2 of the Control Register are set to a logic "1." Recovery from Powersave is achieved by putting either the Wake pin or the Powersave bit in the Control Register to a logic "0." This allows FX809 activation by the μ Controller or an external signal, such as R.S.S.I. or Carrier Detect.
	Powersave (CR bit 2) Wake FX809 Condition
	1 1 Powersave
	1 0 Enabled
	0 0 Enabled
24	V_{pp} : Positive supply rail. A single +5-volt power supply is required. Levels and voltages within the FFSK Modem are dependent upon this supply.
	NOTE: Pins 4, 5, 11, 14, 15, 16 and 18 may be connected to V _{ss} to improve screening.

External Components



Modem Performance



Controlling Protocol

Control of the functions within the FX809 FFSK Modem is by a group of Address/Commands (A/Cs) and appended data to and from the system μ Controller via "C-BUS." Provision is made to address 2 separate FFSK Modems. The use of these instructions is detailed in the following paragraphs and tables.

Command Assignment	Addre Hex	ess/Co	om	ma		(A/ ina	-	Byt	e		Notes
		MSE	3						LSB		
General Reset	01	0	0	0	0	0	0	0	1		Control Register bits set to logic "0"
Write to Control Register	40	0	1	0	0	0	0	0	0	+	1 byte instruction to Control Reg.
Read Status Register	41	0	1	0	0	0	0	0	1	+	1 byte reply from Status Reg.
Read Rx Data Buffer	42	0	1	0	0	0	0	1	0	+	1 byte of data from Rx Data Buffer
Write to Tx Data Buffer	43	0	1	0	0	0	0	1	1	+	1 byte of data to Tx Data Buffer
Write to SYNC Program	44	0	1	0	0	0	1	0	0	+	2 bytes of SYNC Word to SYNC Prog. Rec

Address/Commands

Instruction and data transactions to and from the FX809 consist of an Address/Command (A/C) byte followed by either:

- (i) a further instruction or data, or
- (ii) a Status or Rx data Reply.

Control and configuration is by writing instructions from the μ Controller to the Control Register [40_H (48_H)].

Reporting of FX809 configurations is by reading the Status Register [$(41_H, (49_H))$]. Instructions and data are transferred, via "C-BUS," in accordance with the timing information given in Figure 4.

Data for transmission as FFSK is sent to the Tx Data Buffer via the Command Data line. Received data is read from the Rx Data Buffer via the Reply Data line.

Instruction and data transactions to and from this device are preceded by the relevant Address/ Command (A/C).

"C-BUS" allocations for the FX809 are shown in Tables 1 and 2.

A complete list of DBS 800 "C-BUS" Address/ Command allocations is published in the System Support Document, Document 2.

Command Assignment	Addre Hex	ess/Co	m	ma		(A/ ina	-	3yt	e		Notes
Assignment		MSB	3				' y		LSB		noies
General Reset	01	0	0	0	0	0	0	0	1		Control Register bits set to logic "0"
Write to Control Register	48	0	1	0	0	1	0	0	0	+	1 byte instruction to Control Reg.
Read Status Register	49	0	1	0	0	1	0	0	1	+	1 byte reply from Status Reg.
Read Rx Data Buffer	4A	0	1	0	0	1	0	1	0	+	1 byte of data from Rx Data Buffer
Write to Tx Data Buffer	4B	0	1	0	0	1	0	1	1	+	1 byte of data to Tx Data Buffer
Write to SYNC Program	4C	0	1	0	0	1	1	0	0	+	2 bytes of SYNC Word to SYNC Prog. Reg

Address Select

This input allows, using the correct addressing, 2 FFSK Modems on the same BUS.

When operating in a system employing 2 FFSK Modems, 1 FFSK Modem is designated No.1 and requires its Address Select input to be held at a logic "0", and the second FFSK Modem (No. 2) requires its Address Select input to be held at logic "1." All "C-BUS" transactions with Modem 1 will use Address/Command allocations $40_{\rm H}$ to $44_{\rm H}$ (Table 1) and transactions with Modem 2 will use $48_{\rm H}$ to $4C_{\rm H}$ (Table 2).

For explanation purposes further descriptions in this publication of FX809 FFSK Modem internal register functions will deal primarily with FFSK Modem No. 1 (Address Select at logic "0").

Controlling Protocol...

"Write to Control Register" This 'Write Only' register directs the modem's operation.

Setting	Control Bits	7
MSB Bit 7	<i>Transmitted First</i> Not used Set to "0"	SYNC Prime When set, this bit enables SYNC Word detection. Cleared on a successful SYNC Word detection.
6	Not used Set to "0"	SYNC Prime When set, this bit enables SYNC Word detection.
5	SYNC Prime	Cleared on a successful SYNC Word detection.
0 1	Primed	Interrupt Enable When set, this <u>bit allows interrupts</u> to be output by the FX809 on the IRQ line.
4	SYNC Prime	
0	Primed	Powersave Used in conjunction with the Wake input (see Pin Functions) to control the Powersave state of
3 0	Interrupt Enable Disable	the FX809.
1	Enable	Checksum Enable When set:
2 0	Powersave Normal Operation	In Tx: a 2-byte checksum is generated and transmitted after every 6 bytes transmitted.
1	Powersave	In Rx: After every 8 received bytes (6 information + 2
1	Checksum Enable	checksum) the checksum word is checked. If the
0	Disable	checksum is correct, the Rx Checksum True bit in the
	Enable	Status Register is set to a logic "1."
0	Rx/Tx Mode	When this bit is a logic "0" no checksums are
0 1	Rx Tx	generated or checked. NOTE: Checksum operation is inhibited during the SYNC/SYNC search period.
Table 3 Control Regi	ister	

"Read Rx Data Buffer"

MSB						-	LSB	٦
7	6	5	4	3	2	1	0	
		F	Rx Dat	a Buff	er			

"Write to Tx Data Buffer"

MSB	5 '						LSB	٦
7	6	5	4	З	2	1	0	
		1	rx Dat	a Buff	er			٦

"Write to Sync Program"

MSB	Byte 1		•					By	te 0			LSB
15 14	13 12 11	10	9	8	7	6	5	4	3	2	1	0
S	YNC Hig	h					Ş	SYN		Lov	v	

Rx Data Buffer

This "Read Only' register contains the last byte of data received from the Data Register. Received Bit 7 (MSB) first.

Tx Data Buffer

This "Write Only" register contains the next byte of data to be transmitted. Bit 7 (MSB) will be transmitted first.

SYNC Program

This "Write Only" register is loaded with the required Sync Word. This word (or its opposite logic sense, SYNC) is compared with the received synchronization word. If the required SYNC Word is less than 16 bits, the remaining bits must be programmed as preamble (10101010..etc.) bit 15 (MSB) is loaded first.

Controlling Protocol...

"Read Status Register" This 'Read Only' register will indicate the source of FX809 interrupts (IRQ's).

Reading	Status Bits
MSB Bit 7 0 1	<i>Received First</i> Undefined "0" or, "1"
6 0 1	Undefined "0" or, "1"
5 0	Rx SYNC Detect
1	SYNC
4 0	Rx SYNC Detect
1	SYNC
3 0	Tx Idle
	ldle
2 0	Tx Data Ready
1	Tx Data Ready
1	Rx ChecksumTrue
0 1	True
0 0	Rx Data Ready
1	Rx Data Ready
Table 4 Status Reg	ister

Rx Checksum True

Set and an Interrupt generated by successful comparison of the received and self generated checksums.

Cleared by (i) reading the Status Register and the Rx Data Buffer,

(ii) Rx/Tx being taken to logic "1."

Rx SYNC Detect

Set and an Interrupt generated when the correct SYNC Word is detected (if SYNC Prime is set).

Cleared by (i) reading the Status Register, (ii) Setting Rx/Tx to logic "1."

Rx SYNC Detect

Set and an Interrupt generated when the correct SYNC Word is detected (if SYNC Prime is set).

Cleared by (i) reading the Status Register, (ii) Setting Rx/Tx to logic "1."

Tx Idle

Set and an Interrupt generated when all loaded Tx data and 1 'hang-bit' have been transmitted.

Cleared by (i) writing to the Tx Data Buffer, (ii) Setting Rx/Tx to logic "0."

Tx Data Ready

Set and an Interrupt generated indicating that a byte of data should be written to the Tx Data Buffer.

Cleared by (i) reading the Status Register and writing a byte of data to the TX Data Buffer,

(ii) Setting Rx/Tx to logic "0."

Rx Data Ready

Set and an Interrupt generated, indicating that the Rx Data Buffer is full, a byte of data is to be read from the Rx Data Buffer, this must be read within 8 bit periods.

Cleared by (i) reading the Status Register and the Rx Data Buffer,

(ii) Setting Rx/Tx to logic "1."

Interrupt Requests (IRQ)

The conditions that cause interrupts to be output (if enabled by the Control Register) from the FX809 are:

Tx Idle Tx <u>Data</u> Ready Rx SYNC Detect Rx Data Ready Rx SYNC Detect

To ascertain the cause of the interrupt the Status Register should be read.

Interrupts are cleared:

- (i) by a read of the Status Register, or
- (ii) by changing the state of the Rx/Tx bit.


General Reset

Upon Power-Up, the bits in the FX809 Modem registers and buffers will be random (either "0" or "1"). The General Reset command (01_{μ}) will "reset" all microcircuits on the "C-BUS" and has the following effect on the FX809:

All bits in the Control Register will be set to logic "0." The Tx Out output will be set to $\rm V_{\rm BIAS}.$

NOTE: That the Status Register, Rx Data Buffer, Tx Data Buffer and Sync Program register are not affected by the General Reset command.

"C-BUS" Timing Information



"C-BUS" Timing - Figure 4

Parameter	Min.	Max.	Unit
t _{cse}	2.0	_	μs
t _{сsн}	4.0		μs
t _{HIZ}		2.0	μs
t _{csoff}	2.0		μs
t _{NXT}	4.0	_	μs
t _{c K}	2.0	_	μs

Notes

- Depending on the command, 1 or 2 bytes of Command Data is transmitted to the peripheral MSB (bit7) first, LSB (bit0) last. Reply Data is read from the peripheral MSB (bit7) first, LSB (bit0) last.
- (2) Data is clocked into and out of the peripheral on the rising Serial Clock edge.
- (3) Loaded commands are acted upon at the end of each command.
- (4) To allow for differing μController serial interface formats "C-BUS" compatible ICs are able to work with either polarity Serial Clock pulses.

Modem Timing Information

	<u>/</u>	······································	
Rx INPUT	P1 P2 P SYNC A1 A2 A3 A4	A5 A6 C1 C2 SYNC	A1 A2 A3
	NOTE 5	NOTE 6	· · · · · · · · ·
READ ȘTATUS REGISTER	<u>†</u> † † †	† † † † †	
	NOTE 4		7
Rx DATA READY		·····	
READ Rx DATA BUFFER	↑ ↑ ↑	<u>+</u> + + + +	<u>†</u> 1
			<u>.</u>
SYNC / ŜYNC PRIME	NOTE 2	NOTE 1	
NOTES 1). The SYNC an	d SYNC detector searches the incoming bit stream starting	4). The status register will in	adicate whether
	he byte in which SYNC/SYNC prime was set.	SYNC or SYNC was de	
2). After detection	of a SYNC/SYNC word the SYNC/SYNC prime bits	5) Any number of preamble	e bits can occur here
•	go low (control bits 5 and 6: detector off).	6). Any number of bits can a	
The checksum	h checker is inhibited during the time SYNC/SYNC	7). Rx Freeformat set high.	

Tx Timing Information

Rx / Tx	
Tx OUTPUT -	P1 P2 P S1 S2 A1 A2 A3 A4 A5 A6 C1 C2 S1 S2 D1 D2 D3 D4 D5 D6 NOTE 6
IRQ -	
READ	
STATUS REGISTER	
Tx DATA READY	
WRITE TO Tx DATA BUFFER	P1 P2 PN S1 S2 A1 A2 A3 A4 A5 A6 S1 S2 D1 D2 D3 D4 D5 D6
CHECKSUM	
	 Tx byte synchronisation is established by the loading of the first preamble byte from the μC. Checksum must be turned off during preamble and SYNC words. When Rx/Tx is low Tx output is at bias.
Tx MORE TH	6). Any number of preamble bytes can occur here.
Ϋ́χ	6). Any number of preamble bytes can occur here.
T x MORE TH Tx UTPUT	6). Any number of preamble bytes can occur here.
Ϋ́χ	6). Any number of preamble bytes can occur here.
Ϋ́χ	6). Any number of preamble bytes can occur here.
YX UTPUT 9 STATUS REGIS	6). Any number of preamble bytes can occur here.
YX UTPUT STATUS REGIS NTA READY YE TO	6). Any number of preamble bytes can occur here.
TX UTPUT O STATUS REGIS NTA READY	6). Any number of preamble bytes can occur here.
YX UTPUT STATUS REGIS NTA READY YE TO	6). Any number of preamble bytes can occur here.
TX UTPUT DISTATUS REGIS ATA READY TE TO ATA BUFFER CKSUM	6). Any number of preamble bytes can occur here.
TX UTPUT DISTATUS REGIS ATA READY TE TO ATA BUFFER CKSUM	6). Any number of preamble bytes can occur here.
TX UTPUT DISTATUS REGIS ATA READY TE TO ATA BUFFER CKSUM	6). Any number of preamble bytes can occur here. AN ONE MESSAGE, Tx CHECKSUM NOT ENABLED. Image: constraint of the state of the s
TX UTPUT DISTATUS REGIS ATA READY TE TO ATA BUFFER CKSUM	6). Any number of preamble bytes can occur here.

Fig.6 Tx Timing

		Ē
	P1 P2 P S1 S2 A1 A2 A3 A4 A5 A6 C1 C2 H	
	NOTE 2	
RQ		
READ STATUS REGISTER		
Tx DATA READY		
WRITE TO Tx DATA BUFFER	P1 P2 P S1 S2 A1 A2 A3 A4 A5 A6	
CHECKSUM ON OFF		
	 NOTES 1). H is the "Hangover" bit (Logic 1) appended to the transmitted messa before transmission is terminated. 2). Any number of preamble bytes can occur here. 3). Transmission terminates after C1. C2 and H. Termination occurs wh no further data bytes are written to the Tx data buffer 	
(b) Tx ONE MESSAGE	E, TX CHECKSUM NOT ENABLED.	<u> </u>
Rx Tx	P1 P2 P S1 S2 A1 A2 A3 A4 A5 A H	
Rx Tx Tx OUTPUT		
Rx Tx Tx OUTPUT	Р1 Р2 Р S1 S2 A1 A2 A3 A4 A5 А н NOTE 2 NOTE 3	
	P1 P2 P S1 S2 A1 A2 A3 A4 A5 A H NOTE 2 NOTE 3	
RX TX TX OUTPUT	P1 P2 P S1 S2 A1 A2 A3 A4 A5 A H NOTE 2 NOTE 3	
RX TX TX OUTPUT IRQ READ STATUS REGISTER TX DATA READY		
Rx Tx Tx OUTPUT IRQ READ STATUS REGISTER Tx DATA READY WRITE TO Tx DATA BUFFER CHECKSUM	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
(b) Tx ONE MESSAGE Rx Tx Tx OUTPUT IRQ READ STATUS REGISTER Tx DATA READY WRITE TO Tx DATA BUFFER CHECKSUM ON OFF	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Rx Tx Tx OUTPUT IRQ READ STATUS REGISTER Tx DATA READY WRITE TO Tx DATA BUFFER CHECKSUM ON OFF	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Rx Tx Tx OUTPUT IRQ READ STATUS REGISTER Tx DATA READY WRITE TO Tx DATA BUFFER CHECKSUM	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	nessage

Rx Timing Information

Rx T	x				<u> </u>					
		<u> </u>			1 A2 A3	A S'	YNC	A1 A2	A3	
R× IN	тра	P1	P2 P 5	SYNC A	NOTE 2	<u>d 11</u>				
RO										
DEAF	STATUS REGISTER						L			
	STRI 03 HEGIOTEN			Ī	T T	T ; T		T T	ŢŢ	
				-		:	i	-		
	DETECT				<u> </u>			L		
A* D	ATA READY									
REA	D Rx DATA BUFFER				<u>†</u> †	† †		+	† †	
					A1 A2	A3 A		I		
SVN	C SYNC PRIME		· ···							
3.		777				1				
СнЕ										
			NOTES			e bits can occi data bytes cai		9.		
				3) Any numb	er of bits can irmat set high					
				4). HX FIEEIC	imat set nign					
			IAL ADDRESS	(6 DATA & 2		IM BYTES) (DATA, RX	CHECKS	UM ENAB	LED.
τ.	P1 P2	P SY			2 CHECKSU					LED.
т _к INPUT	Z	P SY								
тк INPUT	P1 P2	P SY								
TX INPUT	P1 P2	P SY								
TX INPUT C C C S S S S S T S T S S S S T S S S S	P1 P2	P SY								
TX INPUT AC STATUS GISTER INC DETECT R SYNC	P1 P2	P SY								
TX INPUT G CAD STATUS IGISTER ISTRO ITECT DATA READY	P1 P2 NO	P SY								
TX INPUT 5 COSTATUS GISTER INC DETECT R SYNC ITECT DATA READY (AD RX	P1 P2 NO	P SY								
TX INPUT GAO STATUS GISTER R SYNC ETECT DATA READY EAD BX ITA BUFFER	P1 P2 NO	P SY								
TX INPUT G CAC STATUS GISTER CAC STATUS GISTER SYNC ITECT DATA READY CAD RX ITA BUFFER CHECKSUM	P1 P2 NO	P SY								
TX INPUT GISTER NC DETECT R SYNC ITECT: DATA READY ITA BUFFER ICHECKSUM RUE	P1 P2 NO	P SY								
TX INPUT G CAC STATUS GISTER CAC STATUS GISTER SYNC ETECT DATA READY CAC BX TA BUFFER CHECKSUM RUE	P1 P2 NO	P SY								
TX INPUT C EAC STATUS EGISTER INC DETECT INC DETECT A DATA READY EAD RX ATA BUFFER A CHECKSUM RUE YNC PRIME HECKSUM	P1 P2 NO	P SY								
TX INPUT C C CAC STATUS CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTE	P1 P2 NO	P SY		2 A3 A4]						
TX INPUT C C CAC STATUS CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTER CONSTE	P1 P2 NO	P SY								
TX INPUT G EAC STATUS EGISTER INC DETECT IN SYNC ETECT ATA READY EAD RX ATA BUFFER INC PRIME	P1 P2 NO	P SY		2 A3 A4]						
TK INPUT G CAD STATUS EGISTER CAD STATUS EGISTER R SYNC TR SYNC TR SYNC TR SYNC TR SYNC TR SYNC TR SYNC TR SYNC CDATA READY CATA BUFFER ATA BUFFER ATA BUFFER CHECKSUM N OFF OTES I)	P1 P2 NO	P SY		2 A3 A4 2 A3 A4 1). Any number 2) Rx Freetor						

Specification

Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage		-0.3 to 7.0V
Input voltage at any pin (ref Vs	s = 0V)	-0.3 to (V _{DD} + 0.3V)
Sink/source current (supply pil	ns)	+/- 30mA
(other pins	5)	+/- 20mA
Total device dissipation @ T _{AN}	48 25°C	800mW Max.
Derating		10mW/°C
Operating temperature range:		-40°C to +85°C (cerdip)
	FX809LG/LS	-40°C to +85°C (plastic)
Storage temperature range:	FX809J	-55°C to +125°C (cerdip)
Operating Limite	FX809LG/LS	-40°C to +85°C (plastic)

Operating Limits

All device characteristics are measured under the following conditions unless otherwise specified: $V_{DD} = 5.0V$. $T_{AMB} = 25^{\circ}C$. Xtal/Clock $f_0 = 4.032$ MHz. Audio Level 0dB ref: = 308mVrms @ 1kHz. Bit Rate = 1200bp/s.

Characteristics	See Note	Min.	Тур.	Max.	Unit
Static Values					
Supply Voltage Supply Current		4.5	5.0	5.5	V
Énabled Powersave			5.0 2.0		mA mA
Dynamic Values Digital Interface					
Input Logic "1"	1	3.5	_	_	v
Input Logic "0"	1	-	_	1.5	V
Output Logic "1" (IOH = -120µA)	2	4.6	-	_	V
Output Logic "0" (IOL = 360µA) Digital Input Current	2,3	_		0.4	V
V _{IN} = Logic "1" or "0"	1		_	1.0	μA
Digital Input Capacitance	1	-	_	7.5	pF
Tri-state "Off" Leakage Current	8	-4.0	—	4.0	μÂ
Analogue Impedances					•
Rx Input		100	_	_	kΩ
Tx Output					112
Transmitting Data		-	6.0	10.0	kΩ
Not Transmitting Data		_	1.0	_	MΩ
On-Chip Xtal Oscillator			-		
R _{IN}		10.0	_		MΩ
R _{out}		5.0	_	15.0	kΩ
Gain		_	15.0	-	dB
Frequency	4	-	4.032	_	MHz
Receiver	-				1411 IZ
Signal Input Levels	5	-9.0	-2.0	10.5	dB
Bit Error Rate	5	-3.0	-2.0	10.5	uв
at 12dB SNR		-	7.0	_	10-4
at 20dB SNR		_	1.0		10 ⁻⁸
Synchronization at 12dB SNR	6		1.0		10-
Probability of Bit 8 being correct	Ŭ		99.0	-	%
,			00.0		/0

Specification...

Characteristics	See Note	Min.	Тур.	Max.	Unit
Dynamic Values					
Transmitter					
Output Level			0	_	dB
Output Level Variation		-1.0	_	1.0	dB
Output Distortion		_	3.0	5.0	%
3rd Harmonic Distortion		_	2.0	3.0	%
Logic "1" Frequency	7		1200	-	Hz
Logic "0" Frequency	7	-	1800		Hz
Isochronous Distortion					
1200Hz – 1800Hz			25.0	40.0	μs
1800Hz – 1200Hz		_	20.0	40.0	μs
Uncommitted Amplifier					
Bandwidth		_	200		kHz
Gain		_	50.0		dB
Input Impedance		1.0		_	MΩ
Output Impedance		_		10.0	kΩ

Notes

- 1. Device control pins; Serial Clock, Command Data, Wake and CS.
- 2. <u>Reply Data output.</u>
- 3. IRQ output.
- 4. For baud rate specified (1200 baud).
- 5. Signal-to-Noise Ratio = 50dB.
- 6. The response time is measured using a 10101010......101 signal input pattern at 230mVrms (-2.5dB) with no noise.
- 7. Dependant upon Xtal tolerance.
- 8. IRO and Reply Data outputs, for $V_{ss} < V_{out} < V_{DD}$.

Generation

The checksum generator takes the 48 bits from the 6 bytes loaded into the Tx Data Buffer and divides them modulo-2, by the generating polynomial;-

$$X^{15} + X^{4} + X^{13} + X^{11} + X^4 + X^2 + 1$$

It then takes the 15-bit remainder from the polynomial divider, inverts the last bit and appends an EVEN parity bit generated from the initial 48 bits and the 15 bit remainder (with the last bit inverted). This 16--bit word is used as the "Checksum."

Checking

The checksum checker does two things:

It takes the first 63 bits of a received message, inverts bit 63, and divides them modulo-2, by the generating polynomial;-

$$X^{15} + X^{14} + X^{13} + X^{11} + X^4 + X^2 + 1$$

The 15 bits remaining in the polynomial divider are checked for all zero.


Secondly, it generates an EVEN parity bit from the first 63 bits of a received message and compares this bit with the received parity bit (bit 64).

If the 15 bits in the polynomial divider are all zero, and the two parity bits are equal, then the Rx Checksum True bit (Status Register bit-1) is set.

Package Outlines

The FX809 is available in the package styles outlined below. Mechanical package diagrams and specifications are detailed in Section 10 of this document. Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anti-clockwise when viewed from the top.


FX809J 24-pin cerdip DIL (J4)



Handling Precautions

The FX809 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.


FX809LG 24-pin quad plastic encapsulated bent and cropped (L1)



FX809LS 24-lead plastic leaded chip carrier (L2)

Ordering InformationFX809J24-pin cerdip DIL(J4)FX809LG24-pin encapsulated bent and cropped(L1)

FX809LS 24-lead plastic leaded chip carrier (L2)



CML does not assume any responsibility for the use of any circuitry described. No circuit patent licences are implied and CML reserves the right at any time without notice to change the said circuitry.