

# CML Semiconductor Products PRODUCT INFORMATION FX469 1200/2400/4800 Baud

FFSK Modem


Publication D/469/6 April 1998

### **Features**

- Selectable Data Rates 1200, 2400 and 4800 Baud
- Full-Duplex FFSK
- Rx and Tx Bandpass Filters
- Clock Recovery and Carrier Detect Facilities
- Rx and Tx Enable Functions

• Pin Selected Xtal/Clock Inputs 1.008MHz or 4.032MHz

- Radio and General Applications
  Data-Over-Radio
  - PMR and Cellular Signalling
  - Portable Data Terminals
  - Personal/Cordless Telephone



#### Brief Description

The FX469 is a single-chip CMOS LSI circuit which operates as a full-duplex pin-selectable 1200, 2400 or 4800 baud FFSK Modem. The mark and space frequencies are 1200/1800, 1200/2400 and 2400/4800 Hz respectively. Tone frequencies are phase continuous; transitions occur at the zero crossing point.

Employing a common Xtal oscillator with a choice of two clock frequencies (1.008MHz or 4.032MHz) to provide baud-rate, transmit frequencies, and Rx and Tx synchronization, the transmitter and receiver operate entirely independently including individual section powersave functions.

The FX469 includes on chip circuitry for Carrier Detect and Rx Clock recovery, both of which are made available as output pins. Rx, Tx and Carrier Detect paths each contain a bandpass filter to ensure the provision of optimum signal conditions both in the modem and for the Tx modulation circuitry.

The FX469 demonstrates a high sensitivity and good bit-error-rate under adverse signal conditions; the carrier detect time constant is set by an external capacitor, whose value should be arranged as required to further enhance this product's performance in high noise environments.

This low-power device requires few external components and is available in small outline plastic (S.O.I.C) and cerdip DIL packages.


# Pin Number Function


	FX469						
DW 1	LG/LS 1	J/P6 1	Xtal or external clo selection of this fre Selection informati clock input may ca	ck. Clock frequer quency will affec on on the next pa use device dama nended that the p	ip inverter, for use w ncy selection is by th t the operational Dat age. Operation of an ige. To minimise dar ower rail (V <sub>DD</sub> ) is fitte	e "Clock Rate" inpu a Rate of this device y CML microcircuit v nage in the event of	t pin. The e. Refer to Baud without a Xtal or f a Xtal/drive
2	2	2	XtalN: Output of t	he on-chip invert	er.		
3	3	3	Tx Sync O/P : A stransmission of the		duced on-chip, to sy ee Figure 4).	nchronize the input	of logic data and
4	5	5	sinewave) FFSK si	gnal (See Figure	tter is enabled, this p 4). utput is set to a high-		-step pseudo
5	7	6	Tx Data I/P : Seria	l logic data to be	transmitted is input	to this pin.	
6	8	7	put the transmitter	into powersave v	the transmitter (See vhilst forcing "Tx Syr s pin is internally pul	nc Out" to a logic '1'	
7	9	8	Bandpass O/P:7 10kw and may req		Rx Bandpass Filter. or to use.	This output impeda	nce is typically
8	10	9	Rx Enable :TheRx Enable="1"="0"=	Rx Function Enabled	function. The contro Clock Data O/P Enabled "0"	l of other outputs is Carrier Detect Enabled "0"	given below. <b>Rx Sync Out</b> Enabled 1" or "0"
9	11	10	should be decouple	ed to V <sub>ss</sub> by a ca	alogue bias circuitry. pacitor ( $C_2$ ). (See Fi er all powersave cor	gure 2.	<sub>DD</sub> /2, this pin
10	12	11	V <sub>ss</sub> : Negative sup	oly rail (GND).			


# Pin Number Function

DW	FX469 LG/LS	J/P6								
11	13	12	Unclocked Data O/P: The reco	vered asynchro	nous serial d	ata outpu	it from the	e receiver.		
12	14	13	<b>Clocked Data O/P:</b> The recovered Data is latched out by the recovered by	•		•				
13	15	14	Carrier Detect O/P: When an F	FSK signal is be	eing received	l this outp	out is a log	gic '1.'		
14	16	15	<b>Rx Signal I/P:</b> The FFSK signal i capacitor, C <sub>3</sub> .	<b>c Signal I/P:</b> The FFSK signal input for the receiver. This input should be coupled via a pacitor, $C_3$ .						
15	18	17	<b>Rx Sync O/P:</b> A flywheel square FFSK data (See Figure 5).	<b>x Sync O/P:</b> A flywheel squarewave output. This clock will synchronize to incoming Rx FSK data (See Figure 5).						
16	19	16	<b>1200/2400 Baud Select:</b> A logic Tone frequencies are: one cycle 1800Hz represents a logic '0.' A l Tone frequencies are: one-half c represents a logic '0.' This function pin has an internal 1MW pullup re <b>Operational Data Rate Configu</b>	of 1200Hz repre logic '0' on this p ycle of 1200Hz on is also used, esistor.	esents a logi bin selects th represents a in part, to se	c '1,' one- e 2400 ba logic '1,' lect the 4	and-a-ha aud option one cycle 800 baud	n. e of 2400Hz		
			Xtal/Clock Frequency	1.008M			4.032MHz	-		
			Clock Rate pin	0	0	1	1	1		
			1200/2400 Select pin 4800 Select pin	1 0	0 0	1   0	0 0	0 1		
			Baud Rate	1200	2400	1200	2400	4800		
17	20 21	18 19	<b>4800 Baud Select:</b> A logic '1' or Select pin will select the 4800 op Tone frequencies are: one-half of represents a logic '0.' This state of <b>Clock Rate:</b> A logic input to select Xtal/clock. Logic '1' = 4.032MHz,	tion (1Mw pulldo cycle of 2400Hz can only be ach ct and allow the	own resistor) represents a ieved using a use of eithe	a logic '1,' a 4.032Ml r a 1.008ľ	one cycle Hz Xtal in MHz or 4.	e of 4800Hz put. 032MHz		
19	22	20	resistor (1.008MHz).			-				
			$C_4$ connected to this pin will affect performance (See Figure 2, Note		ect response	time and	I hence no	DISE		
20	24	22	$V_{DD}$ : Positive supply rail. A singl	e 5-volt supply i	s required.					
	4, 6, 17, 23	4, 21	No internal connection, do not us	e.						

# **Application Information**








#### Fig.4 Transmitter Timing

Characteristics		Note	Min.	Тур.	Max.	Unit
Tx Delay, Signal to Disable Time	t <sub>eset</sub>	3	2.0	-	800	μs
Data Set-Up Time	t	1	2.0	-	-	μs
Data Hold Time	t		2.0	-	-	μs
Tx Delay to O/P Time	t <sub>TxD</sub>		-	1.2	-	, µs
Tx Data Rate Period	t <sub>TDR</sub>	3	-	833	-	, µs
Rx Data Rate Period	t	3	800	-	865	μs
Undetermined State	KDK		-	-	2.0	μs
Internal Rx Delay	t <sub>iD</sub>		-	1.5	-	ms

1. Consider the Xtal/Clock tolerance.

2. All Tx timings are related to the Tx Sync Output.

3. 1200 baud example.



# Specification

#### **Absolute Maximum Ratings**

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage		-0.3 to 7.0V
Input voltage at any pin (ref $V_s$	-0.3 to (V <sub>DD</sub> + 0.3V)	
Sink/source current (supply pir	+/- 30mA	
(other pins	)	+/- 20mA
Total device dissipation @ T <sub>AM</sub>	<sub>в</sub> 25°С	800mW Max.
Derating		10mW/°C
Operating temperature range:	FX469DW/LG/LS/P6	-30°C to +70°C (plastic)
	FX469J	-30°C to +85°C (cerdip)
Storage temperature range:	FX469DW/LG/LS/P6	10°C to 185°C (plastic)
Storage temperature range:	FX469DW/LG/LS/P6	-40°C to +85°C (plastic) -55°C to +125°C (cerdip)
	1 74000	

### **Operating Limits**

All device characteristics are measured under the following conditions unless otherwise specified:  $V_{DD} = 5.0V$ ,  $T_{AMB} = 25^{\circ}C$ . Audio Level 0dB ref: = 300mVrms. Xtal/Clock = 4.032MHz. Signal-to-Noise Ratio measured in the Bit-Rate Bandwidth Baud Rate = 1200 baud.


Characteristics	See Note	Min.	Тур.	Max.	Unit	
Static Values						
Supply Voltage		4.5	5.0	5.5	V	
Supply Current Rx Enabled Tx Disabled		-	3.6	-	mA	
Rx and Tx Enabled		-	4.5	-	mA	
Rx and Tx Disabled		-	650	-	μA	
Logic '1' Level	1	4.0	-	-	·v	
Logic '0' Level	1	-	-	1.0	V	
Digital Output Impedance		-	4.0	-	kw	
Analogue and Digital Input Impedance		100	-	-	kw	
Tx Output Impedance		-	0.6	1.0	kw	
On-Chip Xtal Oscillator						
R <sub>IN</sub>		10.0	-	-	Mw	
		5.0	-	15.0	kw	
Inverter d.c. Voltage Gain		10.0	-	20.0	V/V	
Gain Bandwidth Product		4.1	-	-	MHz	
Xtal Frequency	2	-	1.008	-	MHz	
Xtal Frequency	2	-	4.032	-	MHz	
Dynamic Values Receiver						
Signal Input Dynamic Range SNR = 50dB	3, 4	100	230	1000	mVrms	
Bit Error Rate SNR = 12dB		100	230	1000	11111115	
1200 Baud	4	-	2.5	-	<b>10</b> <sup>4</sup>	
2400 Baud		_	1.5	_	10 <sup>3</sup>	
4800 Baud		_	1.5	_	10 <sup>3</sup>	
SNR = 20dB	4		1.5		10	
1200/2400/4800 Baud	4	_	<1.0	_	10 <sup>8</sup>	
			<1.0		10	
<b>Receiver Synchronization SNR =12dB</b> Probability of Bit 16 Being Correct	7	-	0.995	-		
Carrier Detect	5, 10					
Sensitivity Probability of C.D. Being High	7, 8	-	-	150	mVrms	
After Bit 16 SNR = 12dB	5, 9		0.995			
0dB Noise No Signal	9		0.05			
tab Holdo Holdynai	0		0.00			

# Specification .....


Characteristics		See Note	Min.	Тур.	Max.	Unit
Transmitter Output						
Tx Output Level			-	775	-	mVrms
Output Level Variation						
1200/1800Hz or 1200/2	400Hz or 2400/	4800Hz	0	-	±1.0	dB
Output Distortion			-	3.0	5.0	%
3rd Harmonic Distortion			-	2.0	3.0	%
Logic '1' Carrier Frequency	1200 Baud	6	-	1200	-	Hz
	2400 Baud	6	-	1200	-	Hz
	4800 Baud	6	-	2400	-	Hz
Logic '0' Carrier Frequency	1200 Baud	6	-	1800	-	Hz
	2400 Baud	6	-	2400	-	Hz
	4800 Baud	6	-	4800	-	Hz
Isochronous Distortion						
1200Hz - 1800Hz/1800Hz - 1200Hz			-	25.0	40.0	μs
1200Hz - 2400Hz/2400Hz - 1200Hz			-	20.0	30.0	μs
2400Hz - 4800Hz/4800Hz - 2400Hz				-	10.0	20 µs

#### Notes

- 1.
- With reference to  $V_{DD}$  = 5.0 volts. Xtal frequency, type and tolerance depends upon system requirements. 2.
- See Figure 5 (variation of BER with Input Signal Level). 3.
- SNR = Signal-to-Noise Ratio in the Bit-Rate Bandwidth. 4.
- 5. See Figure 2.
- 6. Dependent upon Xtal tolerance.
- 10101010101 ...01 pattern. 7.
- Measured with a 150mVrms input signal (no noise); 1200/2400 baud operation. 8.
- 9. Reference (0dB) level for C.D. probability measurements is 230mVrms.
- 10. For 1200 and 2400 baud operation only; when operating at 4800 baud the Carrier Detect output should be ignored.



# **Application Information**





# **Package Outlines**

The FX469 is available in the package styles outlined below. Mechanical package diagrams and specifications are detailed in Section 10 of this document. Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anti-clockwise when viewed from the top.

# **Handling Precautions**


The FX469 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.






# Package Outlines .....

**FX469LG** 24-pin quad plastic encapsulated bent and cropped (L1)






FX469P6 22-pin plastic DIL

### **Ordering Information**

- **FX469DW** 20-pin surface mount S.O.I.C.
- **FX469J** 22-pin cerdip DIL
- **FX469LG** 24-pin quad plastic encapsulated bent and cropped (L1)
- FX469LS 24-lead plastic leaded chip carrier (L2)
- FX469P6 22-pin plastic DIL



CML does not assume any responsibility for the use of any circuitry described. No circuit patent licences are implied and CML reserves the right at any time without notice to change the said circuitry.