

CAT28LV65

64K-Bit CMOS PARALLEL E²PROM

FEATURES

- 3.0V to 3.6V Supply
- Read Access Times: – 250/300/350ns
- Low Power CMOS Dissipation:
 - Active: 8 mA Max.
 - Standby: 100 μA Max.
- Simple Write Operation:
 On-Chip Address and Data Latches
 - Self-Timed Write Cycle with Auto-Clear
- Fast Write Cycle Time: - 5ms Max.
- Commercial, Industrial and Automotive Temperature Ranges


- CMOS and TTL Compatible I/O
- Automatic Page Write Operation:
 1 to 32 Bytes in 5ms
 - Page Load Timer
- End of Write Detection:
 - Toggle Bit
 - DATA Polling
 - RDY/BUSY
- Hardware and Software Write Protection
- 100,000 Program/Erase Cycles
- 100 Year Data Retention

DESCRIPTION

The CAT28LV65 is a low voltage, low power, CMOS parallel E²PROM organized as 8K x 8-bits. It requires a simple interface for in-system programming. On-chip address and data latches, self-timed write cycle with auto-clear and V_{CC} power up/down write protection eliminate additional timing and protection hardware. DATA Polling, RDY/BUSY and Toggle status bit signal the start and end of the self-timed write cycle. Additionally, the CAT28LV65 features hardware and software write protection.

The CAT28LV65 is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 100,000 program/erase cycles and has a data retention of 100 years. The device is available in JEDEC approved 28-pin DIP, 28-pin TSOP, 28-pin SOIC or 32pin PLCC packages.

BLOCK DIAGRAM



Preliminary


PIN CONFIGURATION

SO	IC Pa	ckage	ə (J, K)
RDY/BUSY	•1	28	□ vcc
A ₁₂ [2	27	T WE
A7 [3	26	
A ₆	4	25	<u> </u>
A ₅ [5	24	<u> </u>
A ₄	6	23	- A ₁₁
A ₃ [_	7	22	
A ₂	8	21	- A10
A ₁ [9	20	
A ₀	10	19	<u> </u>
I/O ₀	11	18	I/O ₆
I/O ₁	12	17] I/O5
I/O ₂	13	16	<u> </u>
Vss 🗔	14	15	[] I/O3

DIP Package (P)

RDY/BUSY	•1	28	
A ₁₂ [2	27	🗆 WE
A7 🗆	3	26	D NC
A ₆ 🗆	4	25	🗆 A ₈
A ₅ 🗆	5	24	🗆 Ag
A4 🗆	6	23	□ A ₁₁
A3 🗆	7	22	
A ₂ [8	21	□ A ₁₀
A ₁ 🗆	9	20	
A ₀ 🗆	10	19	□ I/O7
I/O ₀	11	18	□ I/O ₆
I/O ₁ □	12	17	□ I/O ₅
I/O ₂	13	16	□ I/O ₄
V _{SS} 🗆	14	15	□ I/O3

PLCC Package (N)



PIN FUNCTIONS

Pin Name	Function	Pin Name	Function
A ₀ -A ₁₂	Address Inputs	WE	Write Enable
I/O ₀ –I/O ₇	Data Inputs/Outputs	V _{CC}	3.0 to 3.6 V Supply
CE	Chip Enable	V _{SS}	Ground
ŌĒ	Output Enable	NC	No Connect
RDY/BSY	Ready/Busy Status		•

Doc. No. 25041-00 2/98

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias–55°C to +125°C
Storage Temperature –65°C to +150°C
Voltage on Any Pin with Respect to Ground ⁽²⁾ –2.0V to +V _{CC} + 2.0V
V _{CC} with Respect to Ground –2.0V to +7.0V Package Power Dissipation
Capability (Ta = 25°C) 1.0W
Lead Soldering Temperature (10 secs) 300°C
Output Short Circuit Current ⁽³⁾ 100 mA

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Min.	Max.	Units	Test Method
N _{END} ⁽¹⁾	Endurance	10 ⁵		Cycles/Byte	MIL-STD-883, Test Method 1033
T _{DR} ⁽¹⁾	Data Retention	100		Years	MIL-STD-883, Test Method 1008
VZAP ⁽¹⁾	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I _{LTH} ⁽¹⁾⁽⁴⁾	Latch-Up	100		mA	JEDEC Standard 17

MODE SELECTION

Mode	CE	WE	ŌĒ	I/O	Power
Read	L	Н	L	D _{OUT}	ACTIVE
Byte Write (WE Controlled)	L		Н	D _{IN}	ACTIVE
Byte Write (CE Controlled)		L	Н	D _{IN}	ACTIVE
Standby, and Write Inhibit	Н	X	х	High-Z	STANDBY
Read and Write Inhibit	Х	Н	Н	High-Z	ACTIVE

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz

Symbol	Test	Max. Units		Conditions
C _{I/O} ⁽¹⁾	Input/Output Capacitance	10	pF	$V_{I/O} = 0V$
C _{IN} ⁽¹⁾	CIN ⁽¹⁾ Input Capacitance		pF	$V_{IN} = 0V$

Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

(2) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} +2.0V for periods of less than 20 ns.

(3) Output shorted for no more than one second. No more than one output shorted at a time.

(4) Latch-up protection is provided for stresses up to 100mA on address and data pins from -1V to $V_{CC} + 1V$.

D.C. OPERATING CHARACTERISTICS

 V_{CC} = 3.0V to 3.6V, unless otherwise specified.

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Icc	V _{CC} Current (Operating, TTL)			8	mA	$\overline{CE} = \overline{OE} = V_{IL},$ f = 1/t _{RC} min, All I/O's Open
I _{SBC} ⁽³⁾	V _{CC} Current (Standby, CMOS)			100	μΑ	<mark>CE</mark> = V _{IHC} , All I/O's Open
ILI	Input Leakage Current	-1		1	μA	$V_{IN} = GND$ to V_{CC}
ILO	Output Leakage Current	-5		5	μΑ	$\frac{V_{OUT} = GND \text{ to } V_{CC},}{CE} = V_{IH}$
VIH ⁽³⁾	High Level Input Voltage	2		V _{CC} +0.3	V	
VIL	Low Level Input Voltage	-0.3		0.6	V	
V _{OH}	High Level Output Voltage	2			V	I _{OH} = -100μA
V _{OL}	Low Level Output Voltage			0.3	V	I _{OL} = 1.0mA
V _{WI}	Write Inhibit Voltage	2			V	

A.C. CHARACTERISTICS, Read Cycle

 V_{CC} = 3.0V to 3.6V, unless otherwise specified.

		28LV65-25		28LV65-30		28LV65-35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{RC}	Read Cycle Time	250		300		350		ns
t _{CE}	CE Access Time		250		300		350	ns
t _{AA}	Address Access Time		250		300		350	ns
t _{OE}	OE Access Time		100		150		150	ns
$t_{LZ}^{(1)}$	CE Low to Active Output	0		0		0		ns
t _{OLZ} ⁽¹⁾	OE Low to Active Output	0		0		0		ns
t _{HZ} ⁽¹⁾⁽²⁾	CE High to High-Z Output		55		60		60	ns
t _{OHZ} ⁽¹⁾⁽²⁾	OE High to High-Z Output		55		60		60	ns
t _{OH} ⁽¹⁾	Output Hold from Address Change	0		0		0		ns

Note:

⁽¹⁾ This parameter is tested initially and after a design or process change that affects the parameter. (2) Output floating (High-Z) is defined as the state when the external data line is no longer driven by the output buffer. (3) $V_{IHC} = V_{CC} - 0.3V$ to $V_{CC} + 0.3V$.

Figure 1. A.C. Testing Input/Output Waveform⁽⁴⁾





Figure 2. A.C. Testing Load Circuit (example)



C_L INCLUDES JIG CAPACITANCE

28LV65 F07

A.C. CHARACTERISTICS, Write Cycle

 $V_{CC} = 3.0V$ to 3.6V, unless otherwise specified.

		28LV	65-25	28LV65-30		28LV65-35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
twc	Write Cycle Time		5		5		5	ms
tas	Address Setup Time	0		0		0		ns
t _{AH}	Address Hold Time	100		100		100		ns
tcs	CE Setup Time	0		0		0		ns
tсн	CE Hold Time	0		0		0		ns
tcw ⁽²⁾	CE Pulse Time	150		150		150		ns
toes	OE Setup Time	10		10		10		ns
toeн	OE Hold Time	10		10		10		ns
twp ⁽²⁾	WE Pulse Width	150		150		150		ns
tDS	Data Setup Time	100		100		100		ns
tDH	Data Hold Time	0		0		0		ns
t _{INIT} ⁽¹⁾	Write Inhibit Period After Power-up	5	10	5	10	5	10	ms
t _{BLC} ⁽¹⁾⁽³⁾	Byte Load Cycle Time	0.1	100	0.1	100	0.1	100	μs
t _{RB}	WE Low to RDY/BSY Low		220		220		220	ns

Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

(2) A write pulse of less than 20ns duration will not initiate a write cycle.

(3) A timer of duration t_{BLC} max. begins with every LOW to HIGH transition of WE. If allowed to time out, a page or byte write will begin;

however a transition from HIGH to LOW within $\ensuremath{t_{\text{BLC}}}$ max. stops the timer.

(4) Input rise and fall times (10% and 90%) < 10 ns.


DEVICE OPERATION

Read


Data stored in the CAT28LV65 is transferred to the data bus when \overline{WE} is held high, and both \overline{OE} and \overline{CE} are held low. The data bus is set to a high impedance state when either \overline{CE} or \overline{OE} goes high. This 2-line control architecture can be used to eliminate bus contention in a system environment.

Byte Write

A write cycle is executed when both \overline{CE} and \overline{WE} are low, and \overline{OE} is high. Write cycles can be initiated using either \overline{WE} or \overline{CE} , with the address input being latched on the falling edge of \overline{WE} or \overline{CE} , whichever occurs last. Data, conversely, is latched on the rising edge of \overline{WE} or \overline{CE} , whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and the new data is written within 5 ms.








Page Write

The page write mode of the CAT28LV65 (essentially an extended BYTE WRITE mode) allows from 1 to 32 bytes of data to be programmed within a single E^2 PROM write cycle. This effectively reduces the byte-write time by a factor of 32.


Following an initial WRITE operation (WE pulsed low, for t_{WP}, and then high) the page write mode can begin by issuing sequential WE pulses, which load the address and data bytes into a 32 byte temporary buffer. The page address where data is to be written, specified by bits A₅ to A₁₂, is latched on the last falling edge of WE. Each byte within the page is defined by address bits A₀ to A₄

(which can be loaded in any order) during the first and subsequent write cycles. Each successive byte load cycle must begin within $t_{BLC\,MAX}$ of the rising edge of the preceding \overline{WE} pulse. There is no page write window limitation as long as \overline{WE} is pulsed low within $t_{BLC\,MAX}$.

Upon completion of the page write sequence, $\overline{\text{WE}}$ must stay high a minimum of $t_{\text{BLC MAX}}$ for the internal automatic program cycle to commence. This programming cycle consists of an erase cycle, which erases any data that existed in each addressed cell, and a write cycle, which writes new data back into the cell. A page write will only write data to the locations that were addressed and will not rewrite the entire page.







DATA Polling


DATA polling is provided to indicate the completion of write cycle. Once a byte write or page write cycle is initiated, attempting to read the last byte written will output the complement of that data on I/O_7 ($I/O_0-I/O_6$ are indeterminate) until the programming cycle is complete. Upon completion of the self-timed write cycle, all I/O's will output true data during a read cycle.

Toggle Bit


In addition to the DATA Polling feature, the device offers an additional method for determining the completion of a write cycle. While a write cycle is in progress, reading data from the device will result in I/O_6 toggling between one and zero. However, once the write is complete, I/O_6 stops toggling and valid data can be read from the device.

Ready/BUSY (RDY/BUSY)

The RDY/BUSY pin is an open drain output which indicates device status during programming. It is pulled low during the write cycle and released at the end of programming. Several devices may be OR-tied to the same RDY/BUSY line.







Note:

⁽¹⁾ Beginning and ending state of I/O_6 is indeterminate.

HARDWARE DATA PROTECTION

The following is a list of hardware data protection features that are incorporated into the CAT28LV65.

- (1) V_{CC} sense provides for write protection when V_{CC} falls below 2.0V min.
- (2) A power on delay mechanism, t_{INIT} (see AC characteristics), provides a 5 to 10 ms delay before a write sequence, after V_{CC} has reached 2.40V min.
- (3) Write inhibit is activated by holding any one of OE low, CE high or WE high.

Figure 9. Write Sequence for Activating Software Data Protection

WRITE DATA: AA ADDRESS: 1555 WRITE DATA: 55 ADDRESS: 0AAA WRITE DATA: A0 ADDRESS: 1555 (1) SOFTWARE DATA **PROTECTION ACTIVATED** WRITE DATA: ΧХ TO ANY ADDRESS WRITE LAST BYTE ΤО LAST ADDRESS


5094 FHD F08

(4) Noise pulses of less than 20 ns on the WE or CE inputs will not result in a write cycle.

SOFTWARE DATA PROTECTION

The CAT28LV65 features a software controlled data protection scheme which, once enabled, requires a data algorithm to be issued to the device before a write can be performed. The device is shipped from Catalyst with the software protection NOT ENABLED (the CAT28LV65 is in the standard operating mode).

Figure 10. Write Sequence for Deactivating Software Data Protection





5094 FHD F09

Note:

(1) Write protection is activated at this point whether or not any more writes are completed. Writing to addresses must occur within t_{BLC} Max., after SDP activation.


To activate the software data protection, the device must be sent three write commands to specific addresses with specific data (Figure 9). This sequence of commands (along with subsequent writes) must adhere to the page write timing specifications (Figure 11). Once this is done, all subsequent byte or page writes to the device must be preceded by this same set of write commands. The data protection mechanism is activated until a deactivate sequence is issued regardless of power on/off transitions. This gives the user added inadvertent write protection on power-up in addition to the hardware protection provided. To allow the user the ability to program the device with an E²PROM programmer (or for testing purposes) there is a software command sequence for deactivating the data protection. The six step algorithm (Figure 10) will reset the internal protection circuitry, and the device will return to standard operating mode (Figure 12 provides reset timing). After the sixth byte of this reset sequence has been issued, standard byte or page writing can commence.





5094 FHD F14

ORDERING INFORMATION



* -40°C to +125°C is available upon request

Notes:

28LV65 F17

(1) The device used in the above example is a CAT28LV65NI-25T (PLCC, Industrial temperature, 250 ns Access Time, Tape & Reel).