
CY7C024AV/025AV/026AV

3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM

Features

- · True dual-ported memory cells which allow simultaneous access of the same memory location
- 4/8/16K x 16 organization (CY7C024AV/025AV/026AV)
- 4/8K x 18 organization (CY7C0241AV/0251AV)
- 16K x 18 organization (CY7C036AV)
- 0.35-micron CMOS for optimum speed/power
- High-speed access: 15^[1]/20/25 ns
- · Low operating power
 - Active: I_{CC} = 115 mA (typical)
 - Standby: I_{SB3} = 10 μA (typical)
- · Fully asynchronous operation

- · Automatic power-down
- Expandable data bus to 32/36 bits or more using Master/ Slave chip select when using more than one device
- · On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- INT flag for port-to-port communication
- · Separate upper-byte and lower-byte control
- · Pin select for Master or Slave
- · Commercial and industrial temperature ranges
- Available in 100-pin TQFP
- · Pin-compatible and functionally equivalent to IDT70V24, 70V25, and 7V0261.



Notes:

- Call for availability. I/O $_8$ -I/O $_{15}$ for x16 devices; I/O $_9$ -I/O $_{17}$ for x18 devices.
- $I/O_0-I/O_7$ for x16 devices; $I/O_0-I/O_8$ for x18 devices.
- A_0 – A_{11} for 4K devices; A_0 – A_{12} for 8K devices; A_0 – A_{13} for 16K devices. BUSY is an output in master mode and an input in slave mode.

For the most recent information, visit the Cypress web site at www.cypress.com




Functional Description

The CY7C024AV/025AV/026AV and CY7C0241AV/0251AV / 036AV are low-power CMOS 4K, 8K, and 16K x16/18 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 16/18-bit dual-port static RAMs or multiple devices can be combined in order to function as a 32/36-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 32/36-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable (CE), Read or Write Enable (R/W), and Output Enable (OE). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a Chip Select (CE) pin.

The CY7C024AV/025AV/026AV and CY7C0241AV/0251AV/036AV are available in 100-pin Thin Quad Plastic Flatpacks (TQFP).


Pin Configurations



- 6. A_{12L} on the CY7C025AV.
- A_{12R} on the CY7C025AV.




Pin Configurations (continued)



- 8. A_{12L} on the CY7C0251AV.
- A_{12L} on the CY7C0251AV.
 A_{12R} on the CY7C0251AVC.



Pin Configurations (continued)



Selection Guide

	CY7C024AV/025AV/ 026AV CY7C0241AV/0251AV/ 036AV -15 ^[1]	CY7C024AV/025AV/ 026AV CY7C0241AV/0251AV/ 036AV -20	CY7C024AV/025AV/ 026AV CY7C0241AV/0251AV/ 036AV -25
Maximum Access Time (ns)	15	20	25
Typical Operating Current (mA)	125	120	115
Typical Standby Current for I _{SB1} (mA) (Both ports TTL Level)	35	35	30
Typical Standby Current for I _{SB3} (μA) (Both ports CMOS Level)	10 μΑ	10 μΑ	10 μΑ

Shaded areas contain advance information.



PRELIMINARY

Pin Definitions

Left Port	Right Port	Description
CEL	CER	Chip Enable
R/\overline{W}_L	R/W _R	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A _{0L} -A _{13L}	A _{0R} -A _{13R}	Address (A ₀ –A ₁₁ for 4K devices; A ₀ –A ₁₂ for 8K devices; A ₀ –A ₁₃ for 16K)
I/O _{0L} –I/O _{17L}	I/O _{0R} -I/O _{17R}	Data Bus Input/Output
SEM _L	SEM _R	Semaphore Enable
UB L	UB _R	Upper Byte Select (I/O ₈ –I/O ₁₅ for x16 devices; I/O ₉ –I/O ₁₇ for x18 devices)
<u>LB</u> _L	<u>LB</u> _R	Lower Byte Select (I/O ₀ -I/O ₇ for x16 devices; I/O ₀ -I/O ₈ for x18 devices)
ĪNT _L	ĪNT _R	Interrupt Flag
BUSY _L	BUSY _R	Busy Flag
M/S	•	Master or Slave Select
V _{CC}		Power
GND		Ground
NC		No Connect

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C Ambient Temperature with

Power Applied–55°C to +125°C Supply Voltage to Ground Potential -0.5V to +4.6V

DC Voltage Applied to

Outputs in High Z State-0.5V to V_{CC}+0.5V DC Input Voltage^[10].....-0.5V to V_{CC}+0.5V

Notes:

Pulse width < 20 ns.
 Industrial parts are available in CY7C026AV and CY7C036AV only.

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	$3.3\text{V} \pm 300 \text{ mV}$
Industrial ^[11]	-40°C to +85°C	$3.3V\pm300~\text{mV}$

Shaded areas contain advance information.



Electrical Characteristics Over the Operating Range


						7C0247						
				-20			-25					
Parameter	Description		Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V _{OH}	Output HIGH Voltage (V _{CC} =3.3V)		2.4			2.4			2.4			V
V_{OL}	Output LOW Voltage				0.4			0.4			0.4	V
V _{IH}	Input HIGH Voltage		2.0			2.0			2.0			V
V_{IL}	Input LOW Voltage				8.0			0.8			0.8	V
I _{OZ}	Output Leakage Current		-10		10	-10		10	-10		10	μΑ
I _{IX}	Input Leakage Current		-10		10	-10		10	-10		10	μΑ
I _{CC}	Operating Current (V _{CC} = Max.,	Com'l.		125	185		120	175		115	165	mA
	I _{OUT} = 0 mA) Outputs Disabled	Ind. ^[11]								135	185	mA
I _{SB1}	Standby Current (Both Ports TTL	Com'l.		35	50		35	45		30	40	mA
	Level) \overline{CE}_L & $\overline{CE}_R \ge V_{IH}$, $f = f_{MAX}$	Ind. ^[11]								40	50	mA
I _{SB2}	Standby Current (One Port TTL	Com'l.		80	120		75	110		65	95	mA
	Level) $\overline{CE}_L \mid \overline{CE}_R \ge V_{IH}$, $f = f_{MAX}$	Ind. ^[11]								75	105	mA
I _{SB3}	Standby Current (Both Ports CMOS	Com'l.		10	500		10	500		10	500	μΑ
	Level) $\overline{CE}_L \& \overline{CE}_R \ge V_{CC} - 0.2V$, f = 0	Ind. ^[11]			•					10	500	μΑ
I _{SB4}	Standby Current (One Port CMOS Level) $\overrightarrow{CE}_L \mid \overrightarrow{CE}_R \ge V_{IH}$, $f = f_{MAX}^{[12]}$	Com'l.		75	105		70	95		60	80	mA
	Level) $CE_L \mid CE_R \ge V_{IH}$, $f = f_{MAX}^{[12]}$	Ind. ^[11]						•		70	90	mA

Shaded areas contain advance information.

Capacitance^[13]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$	10	pF


AC Test Loads and Waveforms



- (a) Normal Load (Load 1)
- (b) Thévenin Equivalent (Load 1)

ALL INPUTPULSES

(c) Three-State Delay (Load 2) (Used for t_{LZ}, t_{HZ}, t_{HZWE}, & t_{LZWE} including scope and jig)



- 12. f_{MAX} = 1/t_{RC} = All inputs cycling at f = 1/t_{RC} (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby l_{SB3}.
 13. Tested initially and after any design or process changes that may affect these parameters.

Switching Characteristics Over the Operating Range^[14]

				C024AV/ C0241AV/				
		-1	5 ^[1]	-2	20	-2	25	1
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
t _{RC}	Read Cycle Time	15		20		25		ns
t _{AA}	Address to Data Valid		15		20		25	ns
t _{OHA}	Output Hold From Address Change	3		3		3		ns
t _{ACE} ^[15]	CE LOW to Data Valid		15		20		25	ns
tooe	OE LOW to Data Valid		10		12		13	ns
t _{LZOE} [16, 17, 18]	OE Low to Low Z	3		3		3		ns
t _{HZOF} [16, 17, 18]	OE HIGH to High Z		10		12		15	ns
t _{LZCE} [16, 17, 18]	CE LOW to Low Z	3		3		3		ns
t _{HZCE} [16, 17, 18]	CE HIGH to High Z		10		12		15	ns
t _{PU} ^[18]	CE LOW to Power-Up	0		0		0		ns
t _{PD} ^[18]	CE HIGH to Power-Down		15		20		25	ns
t _{ABE} ^[15]	Byte Enable Access Time		15		20		25	ns
WRITE CYCLE	=							
t _{WC}	Write Cycle Time	15		20		25		ns
t _{SCE} ^[15]	CE LOW to Write End	12		15		20		ns
t _{AW}	Address Valid to Write End	12		15		20		ns
t _{HA}	Address Hold From Write End	0		0		0		ns
t _{SA} ^[15]	Address Set-Up to Write Start	0		0		0		ns
t _{PWE}	Write Pulse Width	12		15		20		ns
t _{SD}	Data Set-Up to Write End	10		15		15		ns
t _{HD}	Data Hold From Write End	0		0		0		ns
t _{HZWE} [17, 18]	R/\overline{W} LOW to High Z		10		12		15	ns
t _{LZWE} [17, 18]	R/W HIGH to Low Z	3		3		0		ns
t _{WDD} ^[19]	Write Pulse to Data Delay		30		45		50	ns
t _{DDD} ^[19]	Write Data Valid to Read Data Valid		25		30		35	ns

Notes:

16. At any given temperature and voltage condition for any given device, t_{HZCE} is less than t_{LZCE} and t_{HZOE} is less than t_{LZOE} .

Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{O/}I_{OH} and 30-pF load capacitance.
 To access RAM, CE=L, UB=L, SEM=H. To access semaphore, CE=H and SEM=L. Either condition must be valid for the entire t_{SCE} time.

Test conditions used are Load 3.

This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing

with Busy waveform.

19. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

Switching Characteristics Over the Operating Range^[14] (continued)


		-1	5 ^[1]	-:	-20		-25	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIMIN	G ^[20]							
t _{BLA}	BUSY LOW from Address Match		15		20		20	ns
t _{BHA}	BUSY HIGH from Address Mismatch		15		20		20	ns
t _{BLC}	BUSY LOW from CE LOW		15		20		20	ns
t _{BHC}	BUSY HIGH from CE HIGH		15		17		17	ns
t _{PS}	Port Set-Up for Priority	5		5		5		ns
t _{WB}	R/W HIGH after BUSY (Slave)	0		0		0		ns
t _{WH}	R/W HIGH after BUSY HIGH (Slave)	13		15		17		ns
t _{BDD} ^[21]	BUSY HIGH to Data Valid		15		20		25	ns
INTERRUPT	TIMING ^[20]	•		•	1	•	•	
t _{INS}	INT Set Time		15		20		20	ns
t _{INR}	INT Reset Time		15		20		20	ns
SEMAPHORI	E TIMING					•	•	
t _{SOP}	SEM Flag Update Pulse (OE or SEM)	10		10		12		ns
t _{SWRD}	SEM Flag Write to Read Time	5		5		5		ns
t _{SPS}	SEM Flag Contention Window	5		5		5		ns
t _{SAA}	SEM Address Access Time		15		20		25	ns

Data Retention Mode

The CY7C024AV/025AV/026AV and CY7C0241AV/0251AV/ 036AV are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip Enable (CE) must be held HIGH during data retention, within V_{CC} to V_{CC} – 0.2V.
- 2. $\overline{\text{CE}}$ must be kept between V_{CC} 0.2V and 70% of V_{CC} during the power-up and power-down transitions.
- 3. The RAM can begin operation >t_{RC} after V_{CC} reaches the minimum operating voltage (3.0 volts).

Timing



Parameter	Test Conditions ^[22]	Max.	Unit
ICC _{DR1}	@ VCC _{DR} = 2V	50	μΑ

Notes:


20. Test conditions used are Load 2.
21. t_{RDD} is a calculated parameter and in

 t_{BDD} is a calculated parameter and is the greater of t_{WDD} – t_{PWE} (actual) or t_{DDD} – t_{SD} (actual). $\overline{CE} = V_{CC}$, $V_{in} = GND$ to V_{CC} , $T_A = 25^{\circ}C$. This parameter is guaranteed but not tested.




Switching Waveforms


Read Cycle No.1 (Either Port Address Access) $[^{23,\,24,\,25}]$



Read Cycle No.2 (Either Port $\overline{\text{CE}/\text{OE}}$ Access) [23, 26, 27]




Read Cycle No. 3 (Either Port)[23, 25, 26, 27]




- Notes:
 23. R/W is HIGH for read cycles.
 24. Device is continuously selected \(\overline{CE} = V_{|L}\) and \(\overline{UB}\) or \(\overline{LB} = V_{|L}\). This waveform cannot be used for semaphore reads.
 25. \(\overline{OE} = V_{|L}\).
 26. Address valid prior to or coincident with \(\overline{CE}\) transition LOW.
 27. To access RAM, \(\overline{CE} = V_{|L}\), \(\overline{UB} = V_{|L}\), \(\overline{SEM} = V_{|H}\), \(\overline{SEM} = V_{|L}\).



Write Cycle No.1: R/\overline{W} Controlled Timing^[28, 29, 30, 31]



Write Cycle No. 2: $\overline{\text{CE}}$ Controlled Timing^[28, 29, 30, 36]




- R/M must be HIGH during all address transitions. A write occurs during the overlap (t_{SCE} or t_{PWE}) of a LOW \overline{CE} or \overline{SEM} and a LOW \overline{UB} or \overline{LB} . A write occurs during the overlap (t_{SCE} or t_{PWE}) of a LOW \overline{CE} or \overline{SEM} and a LOW \overline{UB} or \overline{LB} . If \overline{OE} is LOW during a R/M controlled write cycle, the write pulse width must be the larger of t_{PWE} or ($t_{HZWE} + t_{SD}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{SD} . If \overline{OE} is HIGH during an R/M controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{PWE} . To access RAM, $\overline{CE} = V_{IL}$, $\overline{SEM} = V_{IH}$. To access upper byte, $\overline{CE} = V_{IL}$, $\overline{UB} = V_{IL}$, $\overline{SEM} = V_{IH}$. Transition is measured t_{SO} mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested. During this period, the I/O pins are in the output state, and input signals must not be applied.


 If the \overline{CE} or \overline{SEM} LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.



Semaphore Read After Write Timing, Either Side^[37]




Timing Diagram of Semaphore Contention [38, 39, 40]




- 37. \$\overline{CE}\$ = HIGH for the duration of the above timing (both write and read cycle).
 38. \$|\overline{VO}_{0R}\$ = \$|\overline{VO}_{0L}\$ = LOW (request semaphore); \$\overline{CE}_{R}\$ = \$\overline{CE}_{L}\$ = HIGH.
 39. Semaphores are reset (available to both ports) at cycle start.
 40. If \$t_{SPS}\$ is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.



Timing Diagram of Read with BUSY (M/S=HIGH)^[41]




Write Timing with Busy Input (M/S=LOW)




Note: 41. $\overline{CE}_L = \overline{CE}_R = LOW$.




Busy Timing Diagram No.1 ($\overline{\text{CE}}$ Arbitration)^[42] $\overline{\text{CE}}_{\text{L}}$ Valid First:



Busy Timing Diagram No.2 (Address Arbitration) $^{[42]}$ Left Address Valid First:




Right Address Valid First:



^{42.} If t_{PS} is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side $\overline{\text{BUSY}}$ will be asserted.





- 43. t_{HA} depends on which enable pin (\overline{CE}_L\) or \(\overline{RW}_L\)) is deasserted first.
 44. t_{INS} or t_{INR} depends on which enable pin (\overline{CE}_L\) or \(\overline{RW}_L\)) is asserted last.



Architecture

The CY7C024AV/025AV/026AV and CY7C0241AV/0251AV/036AV consist of an array of 4K, 8K, and 16K words of 16 and 18 bits each of dual-port RAM cells, I/O and address lines, and control signals ($\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{R/W}}$). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a $\overline{\text{BUSY}}$ pin is provided on each port. Two Interrupt ($\overline{\text{INT}}$) pins can be utilized for port-to-port communication. Two Semaphore ($\overline{\text{SEM}}$) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master ($\overline{\text{BUSY}}$ pins are outputs) or as a slave ($\overline{\text{BUSY}}$ pins are inputs). The devices also have an automatic power-down feature controlled by $\overline{\text{CE}}$. Each port is provided with its own output enable control ($\overline{\text{OE}}$), which allows data to be read from the device.

Functional Description

Write Operation

Data must be set up for a duration of t_{SD} before the rising edge of R/\overline{W} in order to guarantee a valid write. A write operation is controlled by either the R/\overline{W} pin (see Write Cycle No. 1 waveform) or the \overline{CE} pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized in *Table 1*.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port t_{DDD} after the data is presented on the other port.

Read Operation

When reading the device, the user must assert both the \overline{OE} and \overline{CE} pins. Data will be available t_{ACE} after \overline{CE} or t_{DOE} after \overline{OE} is asserted. If the user wishes to access a semaphore flag, then the \overline{SEM} pin must be asserted instead of the \overline{CE} pin, and \overline{OE} must also be asserted.

Interrupts

The upper two memory locations may be used for message passing. The highest memory location (FFF for the CY7C024AV/41AV, 1FFF for the CY7C025AV/51AV, 3FFF for the CY7C026AV/36AV) is the mailbox for the right port and the second-highest memory location (FFE for the CY7C024AV/41AV, 1FFE for the CY7C025AV/51AV, 3FFE for the CY7C026AV/36AV) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

The operation of the interrupts and their interaction with Busy are summarized in *Table 2*.

Busy

The CY7C024AV/025AV/026AV and CY7C0241AV/0251AV/036AV provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' $\overline{\text{CE}}$ s are

asserted and an address match occurs within t_{PS} of each other, the busy logic will determine which port has access. If t_{PS} is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission. $\overline{\text{BUSY}}$ will be asserted t_{BLA} after an address match or t_{BLC} after $\overline{\text{CE}}$ is taken LOW.

Master/Slave

A M/ \overline{S} pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled (t_{BLC} or t_{BLA}), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/ \overline{S} pin allows the device to be used as a master and, therefore, the BUSY line is an output. \overline{BUSY} can then be used to send the arbitration outcome to a slave.

Semaphore Operation

The CY7C024AV/025AV/026AV and CY7C0241AV/0251AV/ 036AV provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, $\overline{\text{SEM}}$ or $\overline{\text{OE}}$ must be deasserted for t_{SOP} before attempting to read the semaphore. The semaphore value will be available t_{SWRD} + t_{DOE} after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinguished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting \overline{SEM} LOW. The \overline{SEM} pin functions as a chip select for the semaphore latches (\overline{CE} must remain HIGH during \overline{SEM} LOW). A₀₋₂ represents the semaphore address. \overline{OE} and R/ \overline{W} are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only $\rm I/O_0$ is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. *Table 3* shows sample semaphore operations.

When reading a semaphore, all sixteen/eighteen data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within $t_{\mbox{\footnotesize{SPS}}}$ of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.



Table 1. Non-Contending Read/Write

		ln	puts			Ot	ıtputs	
CE	R/W	OE	UB	LB	SEM	I/O ₉ -I/O ₁₇	I/O ₀ –I/O ₈	Operation
Н	Х	Х	Х	Х	Н	High Z	High Z	Deselected: Power-Down
Х	Х	Х	Н	Н	Н	High Z	High Z	Deselected: Power-Down
L	L	Х	L	Н	Н	Data In	High Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High Z	Data In	Write to Lower Byte Only
L	L	Х	L	L	Н	Data In	Data In	Write to Both Bytes
L	Н	L	L	Н	Н	Data Out	High Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High Z	Data Out	Read Lower Byte Only
L	Н	L	L	L	Н	Data Out	Data Out	Read Both Bytes
Х	Х	Н	Х	Х	Х	High Z	High Z	Outputs Disabled
Н	Н	L	Х	Х	L	Data Out	Data Out	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	Data Out	Data Out	Read Data in Semaphore Flag
Н		Х	Х	Х	L	Data In	Data In	Write D _{IN0} into Semaphore Flag
Х		Х	Н	Н	L	Data In	Data In	Write D _{IN0} into Semaphore Flag
L	Х	Х	L	Х	L			Not Allowed
L	Х	Х	Х	L	L			Not Allowed

Table 2. Interrupt Operation Example (assumes $\overline{\text{BUSY}}_{\text{L}} = \overline{\text{BUSY}}_{\text{R}} = \text{HIGH})^{[45]}$

			Lei	ft Port	Right Port					
Function	R/W _L	CEL	<u>OE</u> L	A _{0L-13L}	<u>INT</u> ∟	R/W _R	CER	OE _R	A _{0R-13R}	ĪNT _R
Set Right INT _R Flag	L	L	Х	FFF ^[48]	Х	Х	Х	Х	Х	L ^[47]
Reset Right INT _R Flag	Х	Х	Х	Х	Х	Х	L	L	FFF (or 1/3FFF)	H ^[46]
Set Left INT _L Flag	Х	Х	Х	Х	L ^[46]	L	L	Х	1FFE (or 1/ 3FFE)	Х
Reset Left INT _L Flag	Х	L	L	1FFE ^[48]	H ^[47]	Х	Х	Х	Х	Х

Table 3. Semaphore Operation Example

Function	I/O ₀ -I/O ₁₇ Left	I/O ₀ -I/O ₁₇ Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free

- 45. See Functional Description for specific highest memory locations by device.
 46. If BUSY_R=L, then no change.
 47. If BUSY_L=L, then no change.
 48. See Functional Description for specific addresses by device.



Ordering Information

4K x16 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15 ^[1]	CY7C024AV-15AC	A100	100-Pin Thin Quad Flat Pack	Commercial
20	CY7C024AV-20AC	A100	100-Pin Thin Quad Flat Pack	Commercial
25	CY7C024AV-25AC	A100	100-Pin Thin Quad Flat Pack	Commercial

8K x16 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15 ^[1]	CY7C025AV-15AC	A100	100-Pin Thin Quad Flat Pack	Commercial
20	CY7C025AV-20AC	A100	100-Pin Thin Quad Flat Pack	Commercial
25	CY7C025AV-25AC	A100	100-Pin Thin Quad Flat Pack	Commercial

16K x18 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15 ^[1]	CY7C026AV-15AC	A100	100-Pin Thin Quad Flat Pack	Commercial
20	CY7C026AV-20AC	A100	100-Pin Thin Quad Flat Pack	Commercial
25	CY7C026AV-25AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C026AV-25AI	A100	100-Pin Thin Quad Flat Pack	Industrial

4K x18 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15 ^[1]	CY7C0241AV-15AC	A100	100-Pin Thin Quad Flat Pack	Commercial
20	CY7C0241AV-20AC	A100	100-Pin Thin Quad Flat Pack	Commercial
25	CY7C0241AV-25AC	A100	100-Pin Thin Quad Flat Pack	Commercial

8K x18 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15 ^[1]	CY7C0251AV-15AC	A100	100-Pin Thin Quad Flat Pack	Commercial
20	CY7C0251AV-20AC	A100	100-Pin Thin Quad Flat Pack	Commercial
25	CY7C0251AV-25AC	A100	100-Pin Thin Quad Flat Pack	Commercial

16K x18 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15 ^[1]	CY7C036AV-15AC	A100	100-Pin Thin Quad Flat Pack	Commercial
20	CY7C036AV-20AC	A100	100-Pin Thin Quad Flat Pack	Commercial
25	CY7C036AV-25AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C036AV-25AI	A100	100-Pin Thin Quad Flat Pack	Industrial

Shaded areas contain advance information.

Document #: 38-00838



Package Diagram

100-Pin Thin Plastic Quad Flat Pack (TQFP) A100

