

• Low active power (70 ns, LL version)

· Low standby power (70 ns, LL version)

TTL-compatible inputs and outputs

· Automatic power-down when deselected

**Features** 

• 4.5V–5.5V Operation

— 275 mW (max.)

-28 µW (max.)

• 55, 70 ns access time

#### output enable (OE) and three-state drivers. This device has an automatic power-down feature, reducing the power consumption by 99.9% when deselected. The CY62256 is in the standard 450-mil-wide (300-mil body width) SOIC, TSOP, and 600-mil PDIP packages.

An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When CE and WE inputs are both LOW, data on the eight data input/output pins (I/O<sub>0</sub> through I/O7) is written into the memory location addressed by the address present on the address pins ( $A_0$  through  $A_{14}$ ). Reading the device is accomplished by selecting the device and enabling the outputs, CE and OE active LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.

#### Logic Block Diagram **Pin Configurations** SOIC/DIP **Top View** □ V<sub>CC</sub> □ WE 28 $A_5$ L 0 A<sub>6</sub> A<sub>7</sub> A<sub>8</sub> A<sub>9</sub> 27 пппп 2 26 A<sub>4</sub> 25 A<sub>3</sub> 3 $I/O_0$ INPUTBUFFER 4 5 A9 [] 5 A10 [] 6 A11 [] 7 A12 [] 8 A13 [] 9 A14 [] 10 I/O0 [] 11 I/O1 [] 12 I/O2 [] 13 GND [] 14 I/O<sub>1</sub> 23 A<sub>10</sub> DECODER 22 ٩q $I/O_2$ 21 SENSE AMPS 20 19 | I/O<sub>7</sub> 18 | I/O<sub>6</sub> $I/O_3$ 512x512 A<sub>5</sub> ROW I ARRAY $I/O_4$ 17 🗍 I/O<sub>5</sub> 16 | I/O<sub>4</sub> 15 | I/O<sub>3</sub> A<sub>3</sub> $I/O_5$ C62256-2 CE WE I/O<sub>6</sub> COLUMN POWE DOWN DECODER I/O7 OE A 13 A<sub>12</sub> A<sub>11</sub> A<sub>1</sub> A<sub>14</sub> C62256-1 8 A<sub>12</sub> 9 A<sub>13</sub> A11 09 & 7 & 45 C H 4 3 2 1 H <sup>22</sup>O 21 OE 7 20 CE 19 I/O<sub>7</sub> 18 I/O<sub>6</sub> $A_1$ 23 6 10 A14 11 I/O0 A2 A3 A4 WE 5 24 4 25 17 || I/O<sub>5</sub> 16 || I/O<sub>4</sub> 15 || I/O<sub>3</sub> 14 || GND 13 || I/O<sub>2</sub> 12 | I/O<sub>1</sub> 13 | I/O<sub>2</sub> 3 26 TSOP I 2 TSOP I 27 **Reverse Pinout** 14 🛛 GND 28 Top View V<sub>CC</sub> A5 A6 A7 A8 A9 1 **Top View** 28 15 🛛 I/O<sub>3</sub> (not to scale) (not to scale) 27 2 126 I/Q1 3 26 E. Ϊ/Õ 25 4 10 A<sub>14</sub> 9 A<sub>13</sub> 24 5 A<sub>10</sub> 23 6 0 86 A12 A<sub>11</sub> Τ Å<sub>0</sub> 22 21

**Cypress Semiconductor Corporation** 

3901 North First Street

٠

C62256-4

CA 95134 408-943-2600 San Jose • ٠ March 1996 - Revised November 26, 1997

C62256-3

# 32Kx8 Static RAM

 CMOS for optimum speed/power **Functional Description** 

The CY62256 is a high-performance CMOS static RAM organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW

· Easy memory expansion with CE and OE features



#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guide-lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied0°C to +70°C
Supply Voltage to Ground Potential (Pin 28 to Pin 14)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State <sup>[1]</sup> $-0.5V$ to V <sub>CC</sub> + 0.5V
DC Input Voltage <sup>[1]</sup> 0.5V to V <sub>CC</sub> + 0.5V

#### Electrical Characteristics Over the Operating Range

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

#### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	–40°C to +85°C	5V ± 10%

				CY62256–55		CY62256–70				
Parameter	rameter Description Test Conditions		Min.	Typ <sup>[2]</sup>	Max.	Min.	Typ <sup>[2]</sup>	Max.	Uni	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -1.0 mA		2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 2.1	mA			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2		V <sub>CC</sub> +0.5V	2.2		V <sub>CC</sub> +0.5V	V
V <sub>IL</sub>	Input LOW Voltage			-0.5		0.8	-0.5		0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$		-0.5		+0.5	-0.5		+0.5	μA
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled		-0.5		+0.5	-0.5		+0.5	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{RC}$			28	55		28	55	mA
			L		25	50		25	50	mA
			LL		25	50		25	50	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current— TTL Inputs	$\begin{array}{l} \text{Max. } V_{CC}, \overline{CE} \geq V_{IH}, \\ V_{IN} \geq V_{IH} \text{ or } \\ V_{IN} \leq V_{IL},  f = f_{MAX} \end{array}$			0.5	2		0.5	2	mA
			L		0.4	0.6		0.4	0.6	mA
			LL		0.3	0.5		0.3	0.5	mA
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,			1	5		1	5	mA
	Power-Down Current—	$\overline{CE} \ge V_{CC} - 0.3V$	L		2	50		2	50	μA
	CMOS Inputs	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$ , f = 0	LL		0.1	5		0.1	5	μΑ
		Indust'l Temp Range	LL		0.1	10		0.1	10	μA

## Capacitance<sup>[3]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	8	pF

Note:

V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.
 Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions (T<sub>A</sub> = 25°C, V<sub>CC</sub>). Parameters are guaranteed by design and characterization, and not 100% tested.
 Tested initially and after any design or process changes that may affect these parameters.




#### **AC Test Loads and Waveforms**



### **Data Retention Characteristics**

Parameter	Description		Conditions <sup>[4]</sup>	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		$V_{CC} = 3.0V,$	2.0			V
I <sub>CCDR</sub>	Data Retention Current	L	$\begin{array}{l} V_{CC}=3.0V,\\ CE\geq V_{CC}-0.3V,\\ V_{IN}\geq V_{CC}-0.3V \text{ or} \end{array}$		2	50	μΑ
		LL	$V_{\rm IN} \le 0.3V$		0.1	5	μA
		LL Indust'l			0.1	10	μA
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time			0			ns
t <sub>R</sub> <sup>[3]</sup>	Operation Recovery Time	)		t <sub>RC</sub>			ns

#### **Data Retention Waveform**



Note: 4. No input may exceed V<sub>CC</sub>+0.5V.




#### Switching Characteristics Over the Operating Range<sup>[5]</sup>

		CY62	256–55	CY62	256–70	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
READ CYCLE	•					
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	5		5		ns
t <sub>ACE</sub>	CE LOW to Data Valid		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		20		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	5		5		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		20		25	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		55		70	ns
WRITE CYCLE <sup>[8, 9</sup>	]	·				
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE LOW to Write End	45		60		ns
t <sub>AW</sub>	Address Set-Up to Write End	45		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	40		50		ns
t <sub>SD</sub>	Data Set-Up to Write End	25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		20		25	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	5		5		ns

Shaded area contains preliminary information.

#### Switching Waveforms



Notes:


5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 100-pF load capacitance.


I<sub>OL</sub>/I<sub>OH</sub> and 100-PF load capacitance.
At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>
Device is continuously selected. OE, CE = V<sub>IL</sub>.


11. WE is HIGH for read cycle.



#### Switching Waveforms (continued)








Notes:

Address valid prior to or coincident with CE transition LOW.
 Data I/O is high impedance if OE = V<sub>IH</sub>.
 If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.



## Switching Waveforms (continued)




Write Cycle No. 3 (WE Controlled,  $\overline{\text{OE}}$  LOW) <sup>[9,14]</sup>

Note:

15. During this period, the I/Os are in output state and input signals should not be applied.





### **Typical DC and AC Characteristics**






### Typical DC and AC Characteristics (continued)







#### **Truth Table**

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Deselect, Output Disabled	Active (I <sub>CC</sub> )




## **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62256-55SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	Commercial
	CY62256L-55SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	
	CY62256LL-55SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	
	CY62256-55ZRC	ZR28	28-Lead Reverse Thin Small Outline Package	
	CY62256L-55ZRC	ZR28	28-Lead Reverse Thin Small Outline Package	
	CY62256LL-55ZRC	ZR28	28-Lead Reverse Thin Small Outline Package	
	CY62256-55ZC	Z28	28-Lead Thin Small Outline Package	
	CY62256L-55ZC	Z28	28-Lead Thin Small Outline Package	
	CY62256LL-55ZC	Z28	28-Lead Thin Small Outline Package	
	CY62256-55PC	P15	28-Lead (600-Mil) Molded DIP	
70	CY62256-70SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	Commercial
	CY62256L-70SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	
	CY62256LL-70SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	
	CY62256-70SNI	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	Industrial
	CY62256L-70SNI		28-Lead 450-Mil (300-Mil Body Width) SOIC	
	CY62256LL-70SNI	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	
	CY62256-70ZC	Z28	28-Lead Thin Small Outline Package	Commercial
	CY62256L-70ZC	Z28	28-Lead Thin Small Outline Package	
	CY62256LL-70ZC	Z28	28-Lead Thin Small Outline Package	
	CY62256-70ZI	Z28	28-Lead Thin Small Outline Package	Industrial
	CY62256L-70ZI	Z28	28-Lead Thin Small Outline Package	
	CY62256LL-70ZI	Z28	28-Lead Thin Small Outline Package	
	CY62256-70PC	P15	28-Lead (600-Mil) Molded DIP	Commercial
	CY62256L-70PC	P15	28-Lead (600-Mil) Molded DIP	
	CY62256LL-70PC	P15	28-Lead (600-Mil) Molded DIP	
	CY62256-70ZRC	ZR28	28-Lead Reverse Thin Small Outline Package	
	CY62256L-70ZRC	ZR28	28-Lead Reverse Thin Small Outline Package	
	CY62256LL-70ZRC	ZR28	28-Lead Reverse Thin Small Outline Package	

Document #: 38-00455-C



#### **Package Diagrams**






#### 28-Lead 450-Mil (300-Mil Body Width) SOIC S22



#### Package Diagrams (continued)


#### 28-Lead Thin Small Outline Package Z28





#### Package Diagrams (continued)

#### 28-Lead Reverse Thin Small Outline Package ZR28



© Cypress Semiconductor Corporation, 1997. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The index of any careful the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.