

128K x 8 Static RAM

Features

- High speed
 -t_{AA} = 10 ns
- CMOS for optimum speed/power
- Center power/ground pinout
- · Automatic power-down when deselected
- Easy memory expansion with CE and OE options

Functional Description

The CY7C1018V33/CY7C1019V33 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable $(\overline{\text{CE}})$, an active LOW Output Enable $(\overline{\text{OE}})$, and three-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected.


 $\underline{\text{Writ}}$ ing to the device is <u>ac</u>complished by taking Chip Enable ($\overline{\text{CE}}$) and Write Enable ($\overline{\text{WE}}$) inputs LOW. Data on the eight I/O

pins (I/O_0 through I/O_7) is then written into the location specified on the address pins (A_0 through A_{16}).

Reading from the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O $_0$ through I/O $_7$) are placed in a high-impedance state when the device is deselected ($\overline{\text{CE}}$ HIGH), the outputs are disabled ($\overline{\text{OE}}$ HIGH), or during a write operation ($\overline{\text{CE}}$ LOW, and $\overline{\text{WE}}$ LOW).

The CY7C1018V33 is available in a standard 300-mil-wide SOJ and CY7C1019V33 is available in a standard 400-mil-wide package. The CY7C1018V33 and CY7C1019V33 are functionally equivalent in all other respects.



Selection Guide

		7C1019V33-10	7C1018V33-12 7C1019V33-12	7C1018V33-15 7C1019V33-15
Maximum Access Time (ns)		10	12	15
Maximum Operating Current (mA)		175	160	145
Maximum Standby Current (mA)		5	5	5
	L	_	0.5	0.5



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied......–55°C to +125°C Supply Voltage on V_{CC} to Relative $GND^{[1]}....-0.5V$ to +7.0V DC Voltage Applied to Outputs in High Z State^[1]......-0.5V to V_{CC} + 0.5V DC Input Voltage^[1]-0.5V to V_{CC} + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature ^[2]	V _{CC}
Commercial	0°C to +70°C	$3.3V \pm 10\%$

Electrical Characteristics Over the Operating Range

			7C1019V3		9V33-10	7C101 7C101	8V33-12 9V33-12			
Parameter	Parameter Description Test Conditions			Min.	Max.	Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$	2.4		2.4		2.4		V	
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA		0.4		0.4		0.4	V	
V _{IH}	Input HIGH Voltage		2.2	V _{CC} + 0.3	2.2	V _{CC} + 0.3	2.2	V _{CC} + 0.3	V	
V _{IL}	Input LOW Voltage ^[1]			-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-1	+1	-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$\begin{aligned} & \text{GND} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}, \\ & \text{Output Disabled} \end{aligned}$		-5	+5	- 5	+5	- 5	+5	μΑ
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$			175		160		145	mA
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. } V_{CC}, \overline{CE} \geq V_{IH} \\ &V_{IN} \geq V_{IH} \text{ or } \\ &V_{IN} \leq V_{IL}, f = f_{MAX} \end{aligned}$			20		20		20	mA
I _{SB2}	Automatic CE	Max. V _{CC} ,			5		5		5	mA
	Power-Down Current —CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V,$ or $V_{IN} \le 0.3V, f = 0$			_		0.5		0.5	


Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pF

- 1. V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns. 2. T_A is the "Instant On" case temperature.
- 3. Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms



THÉVENIN EQUIVALENT Equivalent to:

Switching Characteristics^[4] Over the Operating Range

	7C1019V33-10		7C1018V33-12 7C1019V33-12		7C1018V33-15 7C1019V33-15		
Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
LE	•	•	•	•	•	•	
Read Cycle Time	10		12		15		ns
Address to Data Valid		10		12		15	ns
Data Hold from Address Change	3		3		3		ns
CE LOW to Data Valid		10		12		15	ns
OE LOW to Data Valid		5		6		7	ns
OE LOW to Low Z	0		0		0		ns
OE HIGH to High Z ^[5, 6]		5		6		7	ns
CE LOW to Low Z ^[6]	3		3		3		ns
CE HIGH to High Z ^[5, 6]		5		6		7	ns
CE LOW to Power-Up	0		0		0		ns
CE HIGH to Power-Down		10		12		15	ns
CLE ^[7, 8]	•	•	•	•	•	•	
Write Cycle Time	10		12		15		ns
CE LOW to Write End	8		9		10		ns
Address Set-Up to Write End	7		8		10		ns
Address Hold from Write End	0		0		0		ns
Address Set-Up to Write Start	0		0		0		ns
WE Pulse Width	7		8		10		ns
Data Set-Up to Write End	5		6		8		ns
Data Hold from Write End	0		0		0		ns
WE HIGH to Low Z ^[6]	3		3		3		ns
WE LOW to High Z ^[5, 6]		5		6		7	ns
	Read Cycle Time Address to Data Valid Data Hold from Address Change CE LOW to Data Valid OE LOW to Data Valid OE LOW to Low Z OE HIGH to High Z ^[5, 6] CE LOW to Low Z ^[6] CE LOW to Power-Up CE HIGH to Power-Up CE HIGH to Power-Down CLE ^[7, 8] Write Cycle Time CE LOW to Write End Address Set-Up to Write End Address Set-Up to Write Start WE Pulse Width Data Hold from Write End Data Hold from Write End WE HIGH to Low Z ^[6]	Description Min. LE Read Cycle Time 10 Address to Data Valid 10 Data Hold from Address Change 3 CE LOW to Data Valid 0 OE LOW to Low Z 0 OE HIGH to High Z ^[5, 6] 3 CE LOW to Low Z ^[6] 3 CE LOW to Power-Up 0 CE HIGH to Power-Down 0 CE LOW to Power-Up 0 CE LOW to Write End 8 Address Set-Up to Write End 7 Address Set-Up to Write End 0 Address Set-Up to Write Start 0 WE Pulse Width 7 Data Hold from Write End 5 Data Hold from Write End 0 WE HIGH to Low Z ^[6] 3	Description Min. Max. LE Read Cycle Time 10 Address to Data Valid 10 Data Hold from Address Change 3 CE LOW to Data Valid 10 OE LOW to Low Z 0 OE HIGH to High Z ^[5, 6] 5 CE LOW to Low Z ^[6] 3 CE HIGH to High Z ^[5, 6] 5 CE LOW to Power-Up 0 CE HIGH to Power-Down 10 CLE ^[7, 8] 10 Write Cycle Time 10 CE LOW to Write End 8 Address Set-Up to Write End 7 Address Hold from Write End 0 Address Set-Up to Write Start 0 WE Pulse Width 7 Data Set-Up to Write End 5 Data Hold from Write End 0 WE HIGH to Low Z ^[6] 3	Description Min. Max. Min.	TC1019V33-10 7C1019V33-12 Min. Max. Min. Max. LE Read Cycle Time 10 12 Address to Data Valid 10 12 Data Hold from Address Change 3 3 CE LOW to Data Valid 10 12 OE LOW to Data Valid 5 6 OE LOW to Low Z 0 0 OE HIGH to High Z ^[5, 6] 5 6 CE LOW to Low Z ^[6] 3 3 CE HIGH to High Z ^[5, 6] 5 6 CE LOW to Power-Up 0 0 CE HIGH to Power-Down 10 12 ELE ^[7, 8] Write Cycle Time 10 12 CE LOW to Write End 8 9 Address Set-Up to Write End 7 8 Address Set-Up to Write Start 0 0 WE Pulse Width 7 8 Data Hold from Write End 5 6 Data Hold from Write End 0 0 WE HIGH to Low	Description Min. Max. Min. Min. Max. Min. Max. Min. Min. Min. Max. Min. Min. Min. Min. Min. Min. Min. Min. Min. M	Description


- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
- The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of the sum of the sum of the signal that terminates the write. 6.



Data Retention Characteristics Over the Operating Range (L Version Only)


Parameter	Description	Conditions	Min.	Max	Unit
V_{DR}	V _{CC} for Data Retention	No input may exceed V _{CC} + 0.5V	2.0		V
I _{CCDR}	Data Retention Current	$\frac{V_{CC}}{CE} = V_{DR} = 2.0V,$ $CE \ge V_{CC} - 0.3V,$		150	μΑ
t _{CDR} ^[3]	Chip Deselect to Data Retention Time	$V_{\text{IN}} \ge V_{\text{CC}} - 0.3 \text{V or } V_{\text{IN}} \le 0.3 \text{V}$	0		ns
t _R	Operation Recovery Time		t _{RC}		ns

Data Retention Waveform




Switching Waveforms

Read Cycle No. 1^[9, 10]



Read Cycle No. 2 (OE Controlled)[10, 11]




- Device is continuously selected. OE, CE = V_{IL}.
 WE is HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled)[12, 13]



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[12, 13]




- 12. Data I/O is high impedance if OE = V_{IH}.
 13. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
 14. During this period the I/Os are in the output state and input signals should not be applied.



Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)[13]



Truth Table

CE	OE	WE	I/O ₀ –I/O ₇	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I _{SB})
Х	Х	Х	High Z	Power-Down	Standby (I _{SB})
L	L	Н	Data Out	Read	Active (I _{CC})
L	Х	L	Data In	Write	Active (I _{CC})
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})


Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C1018V33-12VC	V32	32-Lead 300-Mil Molded SOJ	Commercial
	CY7C1018V33L-12VC	V32	32-Lead 300-Mil Molded SOJ	
15	CY7C1018V33-15VC	V32	32-Lead 300-Mil Molded SOJ	
	CY7C1018V33L-15VC	V32	32-Lead 300-Mil Molded SOJ	
10	CY7C1019V33-10VC	V33	32-Lead 400-Mil Molded SOJ	
12	CY7C1019V33-12VC	V33	32-Lead 400-Mil Molded SOJ	
	CY7C1019V33L-12VC	V33	32-Lead 400-Mil Molded SOJ	
15	CY7C1019V33-15VC	V33	32-Lead 400-Mil Molded SOJ	
	CY7C1019V33L-15VC	V33	32-Lead 400-Mil Molded SOJ	




Package Diagram

32-Lead (300-Mil) Molded SOJ V32



32-Lead (400-Mil) Molded SOJ V33





Document Title: CY7C1018V33, CY7C1019V33 128K x 8 Static RAM Document Number: 38-05150						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	110185	10/21/01	SZV	Change from Spec number: 38-00637 to 38-05150		