

# 256K x 16 Static RAM

#### **Features**

- · High speed
  - $-t_{AA} = 15 \text{ ns}$
- · Low active power
  - —1430 mW (max.)
- Low CMOS standby power (L version)
  - -2.75 mW (max.)
- 2.0V Data Retention (400 μW at 2.0V retention)
- · Automatic power-down when deselected
- · TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features

#### **Functional Description**

The CY7C1041 is a high-performance CMOS static RAM organized as 262,144 words by 16 bits.


Writing to the device is <u>acc</u>omplished by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is

written into the location specified on the address pins ( $A_0$  through  $A_{17}$ ). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins ( $A_0$  through  $A_{17}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1041 is available in a standard 44-pin 400-mil-wide body width SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout.



#### **Selection Guide**

		7C1041-12	7C1041-15	7C1041-17	7C1041-20	7C1041-25
Maximum Access Time (ns)		12	15	17	20	25
Maximum Operating Current (mA)	280	260	250	230	220	
Maximum CMOS Standby Current	Com'l	3	3	3	3	3
(mA)	Com'l L	0.5	0.5	0.5	0.5	0.5
	Ind'I	6	6	6	6	6

Shaded areas contain preliminary information.



# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied......–55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative  $GND^{[1]}....-0.5V$  to +7.0V DC Voltage Applied to Outputs in High Z State<sup>[1]</sup>.....-0.5V to V<sub>CC</sub> + 0.5V

DC Input Voltage <sup>[1]</sup>	0.5V to V <sub>CC</sub> + 0.5V
Current into Outputs (LOW)	20 mA

## **Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	v <sub>cc</sub>
Commercial	0°C to +70°C	$5V \pm 0.5$
Industrial	-40°C to +85°C	

# **Electrical Characteristics** Over the Operating Range

				7C10	)41-12	7C10	)41-15	7C1041-17		
Parameter	Description	Test Condit	Test Conditions			Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4$	.0 mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0$	) mA		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.5	2.2	V <sub>CC</sub> + 0.5	2.2	V <sub>CC</sub> + 0.5	V	
V <sub>IL</sub>	Input LOW Voltage[1]		-0.5	0.8	-0.5	0.8	-0.5	0.8	V	
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$	-1	+1	-1	+1	-1	+1	μΑ	
I <sub>OZ</sub>	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ \text{Output Disabled} \end{array}$	-1	+1	-1	+1	-1	+1	μΑ	
I <sub>cc</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $f = f_{MAX} = 1/t_{RC}$					260		250	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$ \begin{aligned} &\text{Max. } V_{CC}, \overline{CE} \geq V_{IH} \\ &V_{IN} \geq V_{IH} \text{ or } \\ &V_{IN} \leq V_{IL},  f = f_{MAX} \end{aligned} $		40		40		40	mA	
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,	Com'l		3		3		3	mA
	Power-Down Current —CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ ,	Com'l L		0.5		0.5		0.5	mA
		or $V_{IN} \le 0.3V$ , $f = 0$	Ind'I		6		6		6	mA

Shaded areas contain preliminary information.

#### Notes:

<sup>1.</sup>  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns. 2.  $T_A$  is the case temperature.



## Electrical Characteristics Over the Operating Range (continued)


		Test Conditi	ons	7C1	1041-20	7C1041-25		
Parameter	Description			Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0$	$V_{\rm CC}$ = Min., $I_{\rm OH}$ = -4.0 mA			2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0$	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA				0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.5	2.2	V <sub>CC</sub> + 0.5	V	
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.5	0.8	-0.5	0.8	V	
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$	-1	+1	-1	+1	μΑ	
I <sub>OZ</sub>	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ \text{Output Disabled} \end{array}$		-1	+1	-1	+1	μΑ
Icc	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $f = f_{MAX} = 1/t_{RC}$			230		220	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{ f} = \text{f}_{\text{MAX}} \end{aligned}$			40		40	mA
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,	Com'l		3		3	mA
	Power-Down Current —CMOS Inputs	$CE \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V,$	Com'l L		0.5		0.5	mΑ
	Owoo mputs	or $V_{IN} \le V_{CC} = 0.3V$ , $f = 0$	Ind'I		6		6	mA

# Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C <sub>OUT</sub>	I/O Capacitance	$V_{CC} = 5.0V$	8	pF

#### Note:

#### **AC Test Loads and Waveforms**



Equivalent to: THÉVENIN EQUIVALENT

167Ω

0.179\text{173}

<sup>3.</sup> Tested initially and after any design or process changes that may affect these parameters.



# Switching Characteristics<sup>[4]</sup> Over the Operating Range

		7C10	41-12	7C10	41-15	7C1041-17		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	LE						ı	<u>.I</u>
t <sub>RC</sub>	Read Cycle Time	12		15		17		ns
t <sub>AA</sub>	Address to Data Valid		12		15		17	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		12		15		17	ns
t <sub>DOE</sub>	OE LOW to Data Valid		6		7		7	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>		6		7		7	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[5, 6]</sup>		6		7		7	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		12		15		17	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		6		7		7	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0		0		0		ns
t <sub>HZBE</sub>	Byte Disable to High Z		6		7		7	ns
WRITE CYC	CLE <sup>[7, 8]</sup>	<u> </u>		•	•	•	•	
t <sub>WC</sub>	Write Cycle Time	12		15		17		ns
t <sub>SCE</sub>	CE LOW to Write End	10		12		14		ns
t <sub>AW</sub>	Address Set-Up to Write End	10		12		14		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	10		12		14		ns
t <sub>SD</sub>	Data Set-Up to Write End			8		8		ns
t <sub>HD</sub>	Data Hold from Write End			0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5, 6]</sup>		6		7		7	ns
t <sub>BW</sub>	Byte Enable to End of Write	10		12		12		ns

Shaded areas contain preliminary information.

#### Notes:

Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified l<sub>OL</sub>/l<sub>OH</sub> and 30-pF load capacitance.
 t<sub>HZOE</sub>, t<sub>HZOE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
 At any given temperature and voltage condition, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
 The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



# $\textbf{Switching Characteristics}^{[4]} \ \, \text{Over the Operating Range (continued)}$

		7C10	41-20	7C10		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
READ CYCI	E			•	•	
t <sub>RC</sub>	Read Cycle Time	20		25		ns
t <sub>AA</sub>	Address to Data Valid		20		25	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		5		ns
t <sub>ACE</sub>	CE LOW to Data Valid		20		25	ns
t <sub>DOE</sub>	OE LOW to Data Valid		8		10	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>		8		10	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		5		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[5, 6]</sup>		8		10	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		20		25	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		8		10	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0		0		ns
t <sub>HZBE</sub>	Byte Disable to High Z		8		10	ns
WRITE CYC	LE <sup>[7, 8]</sup>			•	•	
t <sub>WC</sub>	Write Cycle Time	20		25		ns
t <sub>SCE</sub>	CE LOW to Write End	13		15		ns
t <sub>AW</sub>	Address Set-Up to Write End	13		15		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	13		15		ns
t <sub>SD</sub>	Data Set-Up to Write End	9		10		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3		5		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5, 6]</sup>		8		10	ns
t <sub>BW</sub>	Byte Enable to End of Write	13		15		ns


# Data Retention Characteristics Over the Operating Range

Parameter	Description		Conditions <sup>[10]</sup>	Min.	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention			2.0		V
I <sub>CCDR</sub>	Data Retention Current		$\frac{V_{CC}}{QE} = V_{DR} = 2.0V,$			μΑ
		Com'l L	$\begin{split} & \underline{V_{CC}} = V_{DR} = 2.0V, \\ & CE \ge V_{CC} - 0.3V, \\ & V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V \end{split}$		200	μΑ
						μΑ
CDR <sup>[3]</sup>	Chip Deselect to Data Ret	tention Time		0		ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time				See Note 9	


t<sub>r</sub> ≤ 100 μs for all speeds.
 No input may exceed V<sub>CC</sub> + 0.5V.




#### **Data Retention Waveform**



## **Switching Waveforms**






- Device is continuously selected. OE, CE, BHE, and/or BHE = V<sub>IL</sub>.
   WE is HIGH for read cycle.
   Address valid prior to or coincident with CE transition LOW.




# Switching Waveforms (continued)

# Write Cycle No. 1 ( $\overline{\text{CE}}$ Controlled) $^{[14,\ 15]}$



# Write Cycle No. 2 (BLE or BHE Controlled)




<sup>14.</sup> Data I/O is high impedance if OE or BHE and/or BLE= V<sub>IH</sub>.
15. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



# Switching Waveforms (continued)

# Write Cycle No.3 (WE Controlled, LOW)



## **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	Χ	Χ	Х	High Z	High Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data In	High Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Н	Χ	Χ	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )




# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C1041-15VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1041L-15VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041-15ZC	Z44	44-Lead TSOP Type II	
	CY7C1041L-15ZC	Z44	44-Lead TSOP Type II	
17	CY7C1041-17VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041L-17VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041-17ZC	Z44	44-Lead TSOP Type II	
	CY7C1041L-17ZC	Z44	44-Lead TSOP Type II	
20	CY7C1041-20VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041L-20VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041-20ZC	Z44	44-Lead TSOP Type II	
	CY7C1041L-20ZC	Z44	44-Lead TSOP Type II	
25	CY7C1041-25VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041L-25VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1041-25ZC	Z44	44-Lead TSOP Type II	
	CY7C1041L-25ZC	Z44	44-Lead TSOP Type II	
15	CY7C1041-15ZI	Z44	44-Lead TSOP Type II	Industrial
	CY7C1041-15VI	V34	44-Lead (400-Mil) Molded SOJ	
17	CY7C1041-17ZI	V34	44-Lead TSOP Type II	
	CY7C1041-17VI	Z44	44-Lead (400-Mil) Molded SOJ	
20	CY7C1041-20ZI	Z44	44-Lead TSOP Type II	
	CY7C1041-20VI	Z44	44-Lead (400-Mil) Molded SOJ	
25	CY7C1041-25ZI	Z44	44-Lead TSOP Type II	
	CY7C1041-25VI	Z44	44-Lead (400-Mil) Molded SOJ	




#### **Package Diagrams**


#### 44-Lead (400-Mil) Molded SOJ V34





#### 44-Pin TSOP II Z44

D[MENS]\_IN MM (INCH) MAX MIN.











Document Title: CY7C1041 256K x 16 Static RAM Document Number: 38-05068						
REV.	REV. Issue Orig. of Change Description of Change					
**	107261 09/10/01 SZV Change from Spec number: 38-00644 to 38-05068					