

32K x 16 Static RAM

Features

- 5.0V operation (± 10%)
- · High speed
 - -t_{AA} = 12 ns
- Low active power
 - -825 mW (max., 10 ns, "L" version)
- · Very Low standby power
 - 500 μW (max., "L" version)
- Automatic power-down when deselected
- Independent Control of Upper and Lower bytes
- Available in 400-mil SOJ

Functional Description

The CY7C1022 is a high-performance CMOS static RAM organized as 32,768 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.


Writing to the device is accomplished by taking chip enable (CE) input HIGH and write enable (WE) input LOW. If byte low

enable (\overline{BLE}) is LOW, then data from I/O pins (I/O_1) through I/O₈, is written into the location specified on the address pins (A_0) through A_{14} . If byte high enable (\overline{BHE}) is LOW, then data from I/O pins (I/O_9) through I/O₁₆ is written into the location specified on the address pins (A_0) through A_{14} .

Reading from the device is accom<u>plished</u> by taking chip enable (CE) HIGH and output enable (OE) LO<u>W</u> while forcing the write enable (WE) HIGH. If byte low enable (BLE) is LOW, then data from the memory location specified by the <u>add</u>ress pins will appear on I/O₁ to I/O₈. If byte high enable (BHE) is LOW, then data from memory will appear on I/O₉ to I/O₁₆. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O $_1$ through I/O $_1$ 6) are placed in a high-impedance state when the device is deselected (CE LOW), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE HIGH, and WE LOW).

The CY7C1022 is available in standard 400-mil-wide SOJ packages.



Selection Guide

		7C1022-12	7C1022-15
Maximum Access Time (ns)		12	15
Maximum Operating Current (mA)		170	160
	L	140	130
Maximum CMOS Standby Current (mA)		3	3
	L	0.1	0.1

Shaded areas contain advance information.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65xC to +150xC Ambient Temperature with Power Applied......-55xC to +125xC Supply Voltage on V_{CC} to Relative $GND^{[1]}$ -0.5V to +7.0V

DC Voltage Applied to Outputs in High Z $\rm State^{[1]}$-0.5V to $\rm V_{CC}$ + 0.5V

DC Input Voltage ^[1]	0.5V to V _{CC} + 0.5V
Current into Outputs (LOW)	20 mA

Operating Range

Range	Ambient Temperature ^[2]	V _{CC}
Commercial	0°C to +70°C	4.5V-5.5V

Electrical Characteristics Over the Operating Range


				7C10	22-12	7C10	22-15	
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Unit	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ m}$	ıΑ	2.4		2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$	1		0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	6.0	2.2	6.0	V
V _{IL}	Input LOW Voltage ^[1]			-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$\begin{aligned} & \text{GND} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}, \\ & \text{Output Disabled} \end{aligned}$		-2	+2	-2	+2	μΑ
I _{CC}	V _{CC} Operating	V _{CC} = Max.,			170		160	mA
	Supply Current	$I_{OUT} = 0 \text{ mÅ},$ $f = f_{MAX} = 1/t_{RC}$	L		140		130	
I _{SB1}	Automatic CE	Max. V _{CC} , CE ≥ V _{IH}			20		20	mA
	Power-Down Current —TTL Inputs	$V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL}, f = f_{MAX}$	L		10		10	
I _{SB2}	Automatic CE	Max. V _{CC} ,			3		3	mA
	Power-Down Current —CMOS Inputs	$CE \ge V_{CC} - 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$, or $V_{IN} \le 0.3V$, f=0	$V_{IN} \ge V_{CC} - 0.3V$,		0.1		0.1	mA

Shaded area contains advance information.

Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit	
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF	
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pF	

AC Test Loads and Waveforms



Notes:

- V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns. T_A is the "instant on" case temperature.
- Tested initially and after any design or process changes that may affect these parameters.

Document #: 38-05090 Rev. **



Switching Characteristics^[4] Over the Operating Range

		7C10	22-12	7C1022-15		
Parameter Description		Min.	Max.	Min.	Max.	Unit
READ CYCLE			•		•	•
t _{RC}	Read Cycle Time	12		15		ns
t _{AA}	Address to Data Valid		12		15	ns
t _{OHA}	Data Hold from Address Change	3		3		ns
t _{ACE}	CE HIGH to Data Valid		12		15	ns
t _{DOE}	OE LOW to Data Valid		6		7	ns
t _{LZOE}	OE LOW to Low Z	0		0		ns
t _{HZOE}	OE HIGH to High Z ^[5, 6]		6		7	ns
t _{LZCE}	CE HIGH to Low Z ^[6]	3		3		ns
t _{HZCE}	CE LOW to High Z ^[5, 6]		6		7	ns
t _{PU}	CE HIGH to Power-Up	0		0		ns
t _{PD}	CE LOW to Power-Down		12		15	ns
t _{DBE}	Byte enable to Data Valid		6		7	ns
t _{LZBE}	Byte enable to Low Z			0		ns
t _{HZBE}	Byte disable to High Z		6		7	ns
WRITE CYCLE	[7]	<u>.</u>				
t _{WC}	Write Cycle Time	12		15		ns
t _{SCE}	CE HIGH to Write End	9		10		ns
t _{AW}	Address Set-Up to Write End	8		10		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		ns
t _{PWE}				10		ns
t _{SD}	Data Set-Up to Write End	6		10		ns
t _{HD}				0		ns
t _{LZWE}	WE HIGH to Low Z ^[6]	3		3		ns
t _{HZWE}	WE LOW to High Z ^[5, 6]		6		7	ns
t _{BW}	Byte enable to end of write	8		9		ns


Notes:


Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance. 4.

thzoe, thzbe, thzbe, thzce, and thzwe are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage. At any given temperature and voltage condition, thzce is less than thzoe, thzoe is less than thzee, and the transition of the memory is defined by the overlap of CE HIGH, WE LOW and BHE / BLE LOW. CE HIGH, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.



Switching Waveforms






Notes:

- Device is continuously selected. \overline{OE} , CE, \overline{BHE} and/or \overline{BHE} = V_{IL} \overline{WE} is HIGH for read cycle. Address valid prior to or coincident with CE transition HIGH.




Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled) [11, 12]



Write Cycle No. 2 (BLE or BHE Controlled)




 ^{11.} Data I/O is high impedance if OE or BHE and/or BLE= V_{IH}.
 12. If CE goes LOW simultaneously with WE going HIGH, the output remains in a high-impedance state.



Switching Waveforms (continued)

Write Cycle No.3 (WE Controlled, OE LOW)



Truth Table

CE	OE	WE	BLE	BHE	I/O ₁ - I/O ₈	I/O ₉ - I/O ₁₆	Mode	Power
L	Χ	Χ	Χ	Χ	High Z	High Z	Power-Down	Standby (I _{SB})
Н	L	Н	L	L	Data Out	Data Out	Read - All bits	Active (I _{CC})
			L	Н	Data Out	High Z	Read - Lower bits only	Active (I _{CC})
			Н	L	High Z	Data Out	Read - Upper bits only	Active (I _{CC})
Н	Х	L	L	L	Data In	Data In	Write - All bits	Active (I _{CC})
			L	Н	Data In	High Z	Write - Lower bits only	Active (I _{CC})
			Н	L	High Z	Data In	Write - Upper bits only	Active (I _{CC})
Н	Н	Н	Χ	Х	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})
Н	Х	Χ	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})


Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C1022-12VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial



Package Diagram

44-Lead (400-Mil) Molded SOJ V34





CY7C1022

Document Title: CY7C1022 32k x 16 Static RAM Data Sheet Document Number: 38-05090					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	110184	09/29/01	SZV	Change from Spec number: 38-00636 to 38-05090	