DDU18

8-TAP, ECL-INTERFACED FIXED DELAY LINE (SERIES DDU18)



PACKAGES

FEATURES

GND 1 GND 24 IN Eight equally spaced outputs N/C T1 T2 N/C Fits in 400 mil 24-pin DIP socket T1 🗆 N/C 3 2' Input & outputs fully 100K-ECL interfaced & buffered ΤЗ N/C T2 4 20 GND GND 19 ТЗ □ 5 GND VEE GND 6 19 GND Τ4 N/C GND 7 T5 N/C 18 VEE N/C N/C Τ6 110 T4 🛛 8 Τ7 Т5 ∐9 T8 T10 T6 10 DDU18-xx DIP DDU18-xxC3 SMD T7 d 11 Mil SMD DDU18-xxM Military DIP 12 13 GND DDU18-xxMC3 Т8

FUNCTIONAL DESCRIPTION

The DDU18-series device is a 8-tap digitally buffered delay line. The signal input (IN) is reproduced at the outputs (T1-T8), shifted in time by an amount determined by the device dash number (See Table). For dash numbers less than 16, the total delay of the line is measured from T1 to T8. The nominal tap-to-tap delay increment is given by one-seventh of


PIN DESCRIPTIONS

INSignal InputT1-T8Tap OutputsVEE-5 VoltsGNDGround


the total delay, and the inherent delay from IN to T1 is nominally 2.0ns. For dash numbers greater than or equal to 16, the total delay of the line is measured from IN to T8. The nominal tap-to-tap delay increment is given by one-eighth of this number.

SERIES SPECIFICATIONS

- Minimum input pulse width: 40% of total delay
- Output rise time: 2ns typical
- Supply voltage: -5VDC ± 5%
- Power dissipation: 500mw typical (no load)
- Operating temperature: 0° to 85° C
- Temp. coefficient of total delay: 100 PPM/°C



Functional diagram for dash numbers < 16



Functional diagram for dash numbers >= 16

©1997 Data Delay Devices

DASH NUMBER SPECIFICATIONS

Part Number	Total	Delay Per	
	Delay (ns)	Tap (ns)	
DDU18-4	3.5 ± 1.0 *	0.5 ± 0.3	
DDU18-8	7.0 ± 1.0 *	1.0 ± 0.4	
DDU18-12	10.5 ± 1.0 *	1.5 ± 0.4	
DDU18-16	16 ± 1.0	2.0 ± 0.5	
DDU18-20	20 ± 1.0	2.5 ± 1.0	
DDU18-24	24 ± 1.2	3.0 ± 1.5	
DDU18-32	32 ± 1.6	4.0 ± 2.0	
DDU18-40	40 ± 2.0	5.0 ± 2.0	
DDU18-48	48 ± 2.4	6.0 ± 2.0	
DDU18-56	56 ± 2.8	7.0 ± 2.0	
DDU18-64	64 ± 3.2	8.0 ± 2.0	
DDU18-72	72 ± 3.6	9.0 ± 2.0	
DDU18-80	80 ± 4.0	10.0 ± 2.5	
DDU18-100	100 ± 5.0	12.5 ± 2.5	
DDU18-120	120 ± 6.0	15.0 ± 3.0	
DDU18-160	160 ± 8.0	20.0 ± 4.0	
DDU18-200	200 ± 10.0	25.0 ± 5.0	

* Total delay is referenced to first tap output Input to first tap = 2.0ns \pm 1ns

NOTE: Any dash number between 4 and 200 not shown is also available.

APPLICATION NOTES

HIGH FREQUENCY RESPONSE

The DDU18 tolerances are guaranteed for input pulse widths and periods greater than those specified in the test conditions. Although the device will function properly for pulse widths as small as 40% of the total delay and periods as small as 80% of the total delay (for a symmetric input), the delays may deviate from their values at low frequency. However, for a given input condition, the deviation will be repeatable from pulse to pulse. Contact technical support at Data Delay Devices if your application requires device testing at a specific input condition.

POWER SUPPLY BYPASSING

The DDU18 relies on a stable power supply to produce repeatable delays within the stated tolerances. A 0.1uf capacitor from VEE to GND, located as close as possible to the VEE pin, is recommended. A wide VEE trace and a clean ground plane should be used.

DEVICE SPECIFICATIONS

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	V _{EE}	-7.0	0.3	V	
Input Pin Voltage	V _{IN}	V _{EE} - 0.3	0.3	V	
Storage Temperature	T _{STRG}	-55	150	С	
Lead Temperature	T _{LEAD}		300	С	10 sec


TABLE 1: ABSOLUTE MAXIMUM RATINGS

TABLE 2: DC ELECTRICAL CHARACTERISTICS

(0C to 85C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
High Level Output Voltage	V _{он}	-1.025		-0.880	V	$V_{IH} = MAX,50\Omega$ to -2V
Low Level Output Voltage	V _{OL}	-1.810		-1.620	V	$V_{IL} = MIN, 50\Omega$ to -2V
High Level Input Voltage	VIH	-1.165		-0.880	V	
Low Level Input Voltage	V _{IL}	-1.810		-1.475	V	
High Level Input Current	I _{IH}			340	μA	$V_{IH} = MAX$
Low Level Input Current	IIL	0.5			μA	$V_{IL} = MIN$

PACKAGE DIMENSIONS




DELAY LINE AUTOMATED TESTING

TEST CONDITIONS

INPUT:		OUTPUT:	
Ambient Temperature:	$25^{\circ}C \pm 3^{\circ}C$	Load:	50 Ω to -2V
Supply Voltage (Vcc):		C _{load} :	5pf ± 10%
Input Pulse:	Standard 10KH ECL	Threshold:	(V _{OH} + V _{OL}) / 2
	levels		(Rising & Falling)
Source Impedance:	50Ω Max.		
Rise/Fall Time:	2.0 ns Max. (measured		
	between 20% and 80%)		
Pulse Width:	PW _{IN} = 1.5 x Total Delay		
Period:	$PER_{IN} = 10 \text{ x}$ Total Delay		

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.



Timing Diagram For Testing