## 8-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU10256H)

## FEATURES

- Digitally programmable in 128 delay steps
- Monotonic delay-versus-address variation
- Precise and stable delays
- Input \& outputs fully $10 \mathrm{KH}-\mathrm{ECL}$ interfaced \& buffered
- Fits 48-pin DIP socket


## PIN DESCRIPTIONS

| IN | Signal Input |
| :--- | :--- |
| OUT | Signal Output |
| AO-A7 | Address Bits |
| ENB | Output Enable |
| VEE | -5 Volts |
| GND | Ground |

PACKAGES


## FUNCTIONAL DESCRIPTION

The PDU10256H-series device is an 8-bit digitally programmable delay line. The delay, $\mathrm{TD}_{\mathrm{A}}$, from the input pin (IN) to the output pin (OUT) depends on the address code (A7-A0) according to the following formula:

$$
\mathrm{TD}_{\mathrm{A}}=\mathrm{TD}_{0}+\mathrm{T}_{\mathrm{INC}} * \mathrm{~A}
$$

where $A$ is the address code, $T_{\mathbb{I N C}}$ is the incremental delay of the device, and $\mathrm{TD}_{0}$ is the inherent delay of the device. The incremental delay is specified by the dash number of the device and can range from 0.5 ns through 10 ns , inclusively. The enable pin (ENB) is held LOW during normal operation. When this signal is brought HIGH, OUT is forced into a LOW state. The address is not latched and must remain asserted during normal operation.

## SERIES SPECIFICATIONS

- Total programmed delay tolerance: 5\% or 2ns, whichever is greater
Inherent delay $\left(\mathrm{TD}_{0}\right)$ : 12 ns typical
- Setup time and propagation delay:

Address to input setup ( $\mathrm{T}_{\text {AIS }}$ ): 3.6 ns
Disable to output delay ( $\mathrm{T}_{\mathrm{DIso}}$ ): 1.7 ns typical

- Operating temperature: $0^{\circ}$ to $70^{\circ} \mathrm{C}$
- Temperature coefficient: $100 \mathrm{PPM} /{ }^{\circ} \mathrm{C}$ (excludes $\mathrm{TD}_{0}$ )
- Supply voltage $\mathrm{V}_{\mathrm{EE}}$ : $-5 \mathrm{VDC} \pm 5 \%$
- Power Dissipation: 925mw typical (no load)
- Minimum pulse width: $16 \%$ of total delay

DASH NUMBER SPECIFICATIONS

| Part <br> Number | Incremental Delay <br> Per Step (ns) | Total <br> Delay (ns) |
| :--- | :---: | :---: |
| PDU10256H-.5 | $0.5 \pm 0.3$ | $127.5 \pm 6.4$ |
| PDU10256H-1 | $1.0 \pm 0.5$ | $255 \pm 12.8$ |
| PDU10256H-2 | $2.0 \pm 0.5$ | $510 \pm 25.5$ |
| PDU10256H-3 | $3.0 \pm 1.0$ | $765 \pm 38.2$ |
| PDU10256H-4 | $4.0 \pm 1.0$ | $1020 \pm 51.0$ |
| PDU10256H-5 | $5.0 \pm 1.5$ | $1275 \pm 63.8$ |
| PDU10256H-6 | $6.0 \pm 1.5$ | $1530 \pm 76.5$ |
| PDU10256H-8 | $8.0 \pm 2.0$ | $2040 \pm 102$ |
| PDU10256H-10 | $10.0 \pm 2.0$ | $2550 \pm 128$ |

NOTE: Any dash number between .5 and 10 not shown is also available.

## APPLICATION NOTES

## ADDRESS UPDATE

The PDU10256H is a memory device. As such, special precautions must be taken when changing the delay address in order to prevent spurious output signals. The timing restrictions are shown in Figure 1.

After the last signal edge to be delayed has appeared on the OUT pin, a minimum time, $\mathrm{T}_{\mathrm{OAX}}$, is required before the address lines can change. This time is given by the following relation:

$$
\mathrm{T}_{\text {OAX }}=\max \left\{\left(\mathrm{A}_{\mathrm{i}}-\mathrm{A}_{\mathrm{i}-1}\right)^{*} \mathrm{~T}_{\text {INC }}, 0\right\}
$$

where $A_{i-1}$ and $A_{i}$ are the old and new address codes, respectively. Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The possibility of spurious signals persists until the required $\mathrm{T}_{\mathrm{OAX}}$ has elapsed.

A similar situation occurs when using the ENB signal to disable the output while IN is active. In this case, the unit must be held in the disabled state until the device is able to "clear" itself. This is achieved by holding the ENB signal high and the IN signal low for a time given by:

$$
\mathrm{T}_{\mathrm{DISH}}=\mathrm{A}_{\mathrm{i}}{ }^{*} \mathrm{~T}_{\mathrm{INC}}
$$

Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The
possibility of spurious signals persists until the required $\mathrm{T}_{\text {DISH }}$ has elapsed.

## INPUT RESTRICTIONS

There are three types of restrictions on input pulse width and period listed in the AC Characteristics table. The recommended conditions are those for which the delay tolerance specifications and monotonicity are guaranteed. The suggested conditions are those for which signals will propagate through the unit without significant distortion. The absolute conditions are those for which the unit will produce some type of output for a given input.

When operating the unit between the recommended and absolute conditions, the delays may deviate from their values at low frequency. However, these deviations will remain constant from pulse to pulse if the input pulse width and period remain fixed. In other words, the delay of the unit exhibits frequency and pulse width dependence when operated beyond the recommended conditions. Please consult the technical staff at Data Delay Devices if your application has specific high-frequency requirements.

Please note that the increment tolerances listed represent a design goal. Although most delay increments will fall within tolerance, they are not guaranteed throughout the address range of the unit. Monotonicity is, however, guaranteed over all addresses.


Figure 1: Timing Diagram

## DEVICE SPECIFICATIONS

TABLE 1: AC CHARACTERISTICS

| PARAMETER | SYMBOL | MIN | TYP | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| Total Programmable Delay | $\mathrm{TD}_{\mathrm{T}}$ |  | 127 | $\mathrm{~T}_{\text {INC }}$ |
| Inherent Delay | $\mathrm{TD}_{0}$ |  | 12.0 | ns |
| Disable to Output Low Delay | $\mathrm{T}_{\text {DISO }}$ |  | 1.7 | ns |
| Address to Enable Setup Time | $\mathrm{T}_{\text {AENS }}$ | 1.0 |  | ns |
| Address to Input Setup Time | $\mathrm{T}_{\text {AIS }}$ | 3.6 |  | ns |
| Enable to Input Setup Time | $\mathrm{T}_{\text {ENIS }}$ | 3.6 |  | ns |
| Output to Address Change | $\mathrm{T}_{\text {OAX }}$ | See Text |  |  |
| Disable Hold Time | $\mathrm{T}_{\text {DISH }}$ | See Text |  |  |
| Input Period | Absolute | $\mathrm{PER}_{\text {IN }}$ | 12 |  |
|  | Suggested | $\mathrm{PER}_{\text {IN }}$ | 32 |  |
|  | Recommended | $\mathrm{PER}_{I N}$ | 200 |  |
|  | Absolute | $\mathrm{PW}_{I N}$ | 6 |  |
|  | Suggested | $\mathrm{PW}_{I N}$ | 16 |  |
|  | Recommended | $\mathrm{PW}_{\text {IN }}$ | 100 |  |

TABLE 2: ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | MIN | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: |
| DC Supply Voltage | $\mathrm{V}_{\text {EE }}$ | -7.0 | 0.3 | V |  |
| Input Pin Voltage | $\mathrm{V}_{\text {IN }}$ | $\mathrm{V}_{\text {EE }}-0.3$ | 0.3 | V |  |
| Storage Temperature | $\mathrm{T}_{\text {STRG }}$ | -55 | 150 | C |  |
| Lead Temperature | $\mathrm{T}_{\text {LEAD }}$ |  | 300 | C | 10 sec |

TABLE 3: DC ELECTRICAL CHARACTERISTICS
( 0 C to 75 C )

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| High Level Output Voltage | $\mathrm{V}_{\text {OH }}$ | -1.020 |  | -0.735 | V | $\mathrm{~V}_{\mathrm{IH}}=\mathrm{MAX}, 50 \Omega$ to -2 V |
| Low Level Output Voltage | $\mathrm{V}_{\text {oL }}$ | -1.950 |  | -1.600 | V | $\mathrm{~V}_{\mathrm{IL}}=\mathrm{MIN}, 50 \Omega$ to -2 V |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | -1.070 | V |  |
| Low Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | -1.480 |  |  | V |  |
| High Level Input Current | $\mathrm{I}_{\mathrm{IH}}$ |  |  | 475 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IH}}=$ MAX |
| Low Level Input Current | $\mathrm{I}_{\mathrm{IL}}$ | 0.5 |  |  | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IL}}=$ MIN |

## PACKAGE DIMENSIONS



## DELAY LINE AUTOMATED TESTING

## TEST CONDITIONS

INPUT:
Ambient Temperature: $25^{\circ} \mathrm{C} \pm 3^{\circ} \mathrm{C}$
Supply Voltage (Vcc): $-5.0 \mathrm{~V} \pm 0.1 \mathrm{~V}$
Input Pulse:
Source Impedance: $50 \Omega$ Max.
Rise/Fall Time: $\quad 2.0$ ns Max. (measured between $20 \%$ and $80 \%$ )
Pulse Width: $\quad \mathrm{PW}_{\mathrm{IN}}=1.5 \times$ Total Delay
Period:

## OUTPUT:

Load: $\quad 50 \Omega$ to -2 V
$C_{\text {load }}$ : $\quad 5 \mathrm{pf} \pm 10 \%$
Threshold: $\quad\left(\mathrm{V}_{\mathrm{OH}}+\mathrm{V}_{\mathrm{OL}}\right) / 2$ (Rising \& Falling)

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.


Test Setup


