PDU14F

4-BIT PROGRAMMABLE DELAY LINE (SERIES PDU14F)

FEATURES

- Digitally programmable in 16 delay steps
- Monotonic delay-versus-address variation
- Two separate outputs: inverting & non-inverting
- Precise and stable delays
- Input & outputs fully TTL interfaced & buffered
- 10 T²L fan-out capability
- Fits standard 24-pin DIP socket
- Auto-insertable

data (3)® delay devices, inc.

PACKAGES

OUT/		1	\mathcal{O}_{24}	VCC	
OUT		2	23	A0	
EN/		3	22	A1	PDU14F-xx
GND		4	21	A2	DIP PDU14F-xxA4
N/C		5	20	VCC	Gull-Wing
IN		6	19	N/C	PDU14F-xxB4
N/C		7	18	N/C	J-Lead PDU14F-xxM
GND		8	17	N/C	Military DIP
N/C		9	16	VCC	PDU14F-xxMC4
N/C		10	15	A3	Military Gull-Wing
EN/		11	14	N/C	
GND	Г	12	13	N/C	

FUNCTIONAL DESCRIPTION

The PDU14F-series device is a 4-bit digitally programmable delay line. The delay, TD_A , from the input pin (IN) to the output pins (OUT, OUT/) depends on the address code (A3-A0) according to the following formula:

$$TD_A = TD_0 + T_{INC} * A$$

where A is the address code, T_{INC} is the incremental delay of the device, and TD_0 is the inherent delay of the device. The incremental delay is

specified by the dash number of the device and can range from 0.5ns through 100ns, inclusively. The enable pins (EN/) are held LOW during normal operation. These pins must always be in the same state and may be tied together externally. When these signals are brought HIGH, OUT and OUT/ are forced into LOW and HIGH states, respectively. The address is not latched and must remain asserted during normal operation.

SERIES SPECIFICATIONS

- Total programmed delay tolerance: 5% or 1ns, whichever is greater
- Inherent delay (TD₀): 9ns typical (OUT) 8ns typical (OUT/)
- Setup time and propagation delay: Address to input setup (T_{AIS}): 5ns Disable to output delay (T_{DISO}): 6ns typ. (OUT)
- Operating temperature: 0° to 70° C
- **Temperature coefficient:** 100PPM/°C (excludes TD₀)
- Supply voltage V_{cc}: 5VDC ± 5%
- Supply current: I_{CCH} = 74ma
 - I_{CCL} = 30ma
- Minimum pulse width: 10% of total delay

©1997 Data Delay Devices

PIN DESCRIPTIONS

IN	Delay Line Input
OUT	Non-inverted Output
OUT/	Inverted Output
A0-A3	Address Bits
EN/	Output Enable
VCC	+5 Volts
GND	Ground

DASH NUMBER SPECIFICATIONS

Part Number	Incremental Delay Per Step (ns)	Total Delay Change (ns)		
PDU14F5	.5 ± .3	7.5 ± 1.0		
PDU14F-1	1 ± .5	15 ± 1.0		
PDU14F-2	2 ± .5	30 ± 1.5		
PDU14F-3	3 ± 1.0	45 ± 2.3		
PDU14F-4	4 ± 1.0	60 ± 3.0		
PDU14F-5	5 ± 1.0	75 ± 3.8		
PDU14F-10	10 ± 1.5	150 ± 7.5		
PDU14F-15	15 ± 1.5	225 ± 11.3		
PDU14F-20	20 ± 2.0	300 ± 15.0		
PDU14F-30	30 ± 3.0	450 ± 22.5		
PDU14F-40	40 ± 4.0	600 ± 30.0		
PDU14F-50	50 ± 5.0	750 ± 37.5		
PDU14F-100	100 ± 10.0	$1,\!500\pm75.0$		

NOTE: Any dash number between .5 and 100 not shown is also available.

APPLICATION NOTES

ADDRESS UPDATE

The PDU14F is a memory device. As such, special precautions must be taken when changing the delay address in order to prevent spurious output signals. The timing restrictions are shown in Figure 1.

After the last signal edge to be delayed has appeared on the OUT pin, a minimum time, T_{OAX} , is required before the address lines can change. This time is given by the following relation:

$$T_{OAX} = max \{ (A_i - A_{i-1}) * T_{INC}, 0 \}$$

where A_{i-1} and A_i are the old and new address codes, respectively. Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The possibility of spurious signals persists until the required T_{OAX} has elapsed.

A similar situation occurs when using the EN/ signal to disable the output while IN is active. In this case, the unit must be held in the disabled state until the device is able to "clear" itself. This is achieved by holding the EN/ signal high and the IN signal low for a time given by:

 $T_{DISH} = A_i * T_{INC}$

Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The possibility of spurious signals persists until the required T_{DISH} has elapsed.

INPUT RESTRICTIONS

There are three types of restrictions on input pulse width and period listed in the **AC Characteristics** table. The **recommended** conditions are those for which the delay tolerance specifications and monotonicity are guaranteed. The **suggested** conditions are those for which signals will propagate through the unit without significant distortion. The **absolute** conditions are those for which the unit will produce some type of output for a given input.

When operating the unit between the recommended and absolute conditions, the delays may deviate from their values at low frequency. However, these deviations will remain constant from pulse to pulse if the input pulse width and period remain fixed. In other words, the delay of the unit exhibits frequency and pulse width dependence when operated beyond the recommended conditions. Please consult the technical staff at Data Delay Devices if your application has specific high-frequency requirements.

Please note that the increment tolerances listed represent a design goal. Although most delay increments will fall within tolerance, they are not guaranteed throughout the address range of the unit. Monotonicity is, however, guaranteed over all addresses.




Figure 1: Timing Diagram

DEVICE SPECIFICATIONS

PARAM	ETER	SYMBOL	MIN	TYP	UNITS
Total Programmable	e Delay	TD _T		15	T _{INC}
Inherent Delay		TD ₀		9.0	ns
Output Skew		T _{SKEW}		1.5	ns
Disable to Output Lo	ow Delay	T _{DISO}		6.0	ns
Address to Enable S	Setup Time	T _{AENS}	2.0		ns
Address to Input Se	tup Time	T _{AIS}	5.0		ns
Enable to Input Setu	up Time	T _{ENIS}	2.5		ns
Output to Address C	Change	T _{OAX}	See Text		
Disable Hold Time	T _{DISH}	See Text			
	Absolute	PERIN	20		% of TD_T
Input Period	Suggested	PERIN	40		% of TD_T
	Recommended	PERIN	200		% of TD_T
	Absolute	PW _{IN}	10		% of TD_T
Input Pulse Width	Suggested	PW _{IN}	20		% of TD_T
	Recommended	PWIN	100		% of TD_T

TABLE 1: AC CHARACTERISTICS


TABLE 2: ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	V _{cc}	-0.3	7.0	V	
Input Pin Voltage	V _{IN}	-0.3	V _{DD} +0.3	V	
Storage Temperature	T _{STRG}	-55	150	С	
Lead Temperature	T _{LEAD}		300	С	10 sec

TABLE 3:	DC ELECTRICAL CHARACTERISTICS
	(0C to 70C, 4.75V to 5.25V)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
High Level Output Voltage	V _{OH}	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = MAX$
						$V_{IH} = MIN, V_{IL} = MAX$
Low Level Output Voltage	V _{OL}		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = MAX$
						$V_{IH} = MIN, V_{IL} = MAX$
High Level Output Current	I _{OH}			-1.0	mA	
Low Level Output Current	I _{OL}			20.0	mA	
High Level Input Voltage	V _{IH}	2.0			V	
Low Level Input Voltage	VIL			0.8	V	
Input Clamp Voltage	V _{IK}			-1.2	V	$V_{CC} = MIN, I_I = I_{IK}$
Input Current at Maximum	I _{IHH}			0.1	mA	$V_{CC} = MAX, V_I = 7.0V$
Input Voltage						
High Level Input Current	I _{IH}			20	μΑ	$V_{CC} = MAX, V_I = 2.7V$
Low Level Input Current	IIL			-0.6	mA	$V_{CC} = MAX, V_I = 0.5V$
Short-circuit Output Current	I _{OS}	-60		-150	mA	$V_{CC} = MAX$
Output High Fan-out				25	Unit	
Output Low Fan-out				12.5	Load	

PACKAGE DIMENSIONS




Commercial J-Lead (PDU14F-xxB4)

Commercial DIP (PDU14F-xx)



Military Gull-Wing (PDU14F-xxMC4)




DELAY LINE AUTOMATED TESTING

TEST CONDITIONS

OUTPUT:	
Load:	1 FAST-TTL Gate
C _{load} :	5pf ± 10%
Threshold:	1.5V (Rising & Falling)

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.



Timing Diagram For Testing

INPUT:

Input Pulse:

Source Impedance:

Rise/Fall Time:

Pulse Width:

Period:

Ambient Temperature: $25^{\circ}C \pm 3^{\circ}C$ Supply Voltage (Vcc): $5.0V \pm 0.1V$

High = $3.0V \pm 0.1V$

 $Low = 0.0V \pm 0.1V$

3.0 ns Max. (measured between 0.6V and 2.4V)

PW_{IN} = 1.5 x Total Delay

PER_{IN} = 4.5 x Total Delay

50Ω Max.