
# 3-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU53)



#### **FEATURES**

- Digitally programmable in 8 delay steps
- Monotonic delay-versus-address variation
- Precise and stable delays
- Input & outputs fully 100K-ECL interfaced & buffered
- Available in 16-pin DIP (600 mil) socket or SMD

#### **PACKAGES**



PDU53-xxM Military DIP

**Part** Number

PDU53-100

PDU53-xxMC3 Mil SMD

Total Delay

Change (ns)

0.70

#### **FUNCTIONAL DESCRIPTION**

The PDU53-series device is a 3-bit digitally programmable delay line. The delay, TD<sub>A</sub>, from the input pin (IN) to the output pin (OUT) depends on the address code (A2-A0) according to the following formula:

$$TD_A = TD_0 + T_{INC} * A$$

where A is the address code, T<sub>INC</sub> is the incremental delay of the device, and TD<sub>0</sub> is the inherent delay of the device. The incremental delay is

specified by the dash number of the device and can range from 100ps through 3000ps, inclusively. The address is not latched and must remain asserted during normal operation.

#### IN Signal Input

PIN DESCRIPTIONS

OUT Signal Output Address Bit 2 A2 Α1 Address Bit 1 Address Bit 0 Α0 VEE -5 Volts GND Ground

#### SERIES SPECIFICATIONS

- Total programmed delay tolerance: 5% or 40ps, whichever is greater
- Inherent delay (TD<sub>0</sub>): 2.2ns typical Address to input setup (T<sub>AIS</sub>): 2.9ns Operating temperature: 0° to 85° C
- **Temperature coefficient:** 100PPM/°C (excludes TD<sub>0</sub>)
- Supply voltage V<sub>EE</sub>: -5VDC ± 0.7V
- **Power Supply Current:** -150ma typical (50 $\Omega$  to -2V)
- Minimum pulse width: 3ns or 15% of total delay,

whichever is greater

Minimum period: 8ns or 2 x pulse width, whichever is greater




Figure 1: Timing Diagram

PDU53-200	$200 \pm 60$	1.40
PDU53-250	$250 \pm 60$	1.75
PDU53-400	$400 \pm 80$	2.80
PDU53-500	500 ± 100	3.50
PDU53-750	$750 \pm 100$	5.25
PDU53-1000	$1000 \pm 200$	7.00
PDU53-1200	$1200 \pm 200$	8.40
PDU53-1500	$1500 \pm 200$	10.50
PDU53-2000	$2000 \pm 400$	14.00
PDU53-2500	$2500 \pm 400$	17.50
PDU53-3000	$3000\pm500$	21.00

DASH NUMBER SPECIFICATIONS Incremental Delay

Per Step (ps)

 $100 \pm 50$ 

NOTE: Any dash number between 100 and 3000 not shown is also available.

©1997 Data Delay Devices

### **APPLICATION NOTES**

#### **ADDRESS UPDATE**

The PDU53 is a memory device. As such, special precautions must be taken when changing the delay address in order to prevent spurious output signals. The timing restrictions are shown in Figure 1.

After the last signal edge to be delayed has appeared on the OUT pin, a minimum time,  $T_{\text{OAX}}$ , is required before the address lines can change. This time is given by the following relation:

$$T_{OAX} = max \{ (A_i - A_{i-1}) * T_{INC}, 0 \}$$

where A  $_{i-1}$  and A $_{i}$  are the old and new address codes, respectively. Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The possibility of spurious signals persists until the required  $T_{\text{OAX}}$  has elapsed.

#### INPUT RESTRICTIONS


There are three types of restrictions on input pulse width and period listed in the **AC Characteristics** table. The **recommended** 

conditions are those for which the delay tolerance specifications and monotonicity are guaranteed. The **suggested** conditions are those for which signals will propagate through the unit without significant distortion. The **absolute** conditions are those for which the unit will produce some type of output for a given input.

When operating the unit between the recommended and absolute conditions, the delays may deviate from their values at low frequency. However, these deviations will remain constant from pulse to pulse if the input pulse width and period remain fixed. In other words, the delay of the unit exhibits frequency and pulse width dependence when operated beyond the recommended conditions. Please consult the technical staff at Data Delay Devices if your application has specific high-frequency requirements.


Please note that the increment tolerances listed represent a design goal. Although most delay increments will fall within tolerance, they are not guaranteed throughout the address range of the unit. Monotonicity is, however, guaranteed over all addresses.

### PACKAGE DIMENSIONS



PDU53-xx (Commercial DIP) PDU53-xxM (Military DIP)

## PACKAGE DIMENSIONS (cont'd)



PDU53-xxC3 (Commercial SMD) PDU53-xxMC3 (Military SMD)

## **DEVICE SPECIFICATIONS**

**TABLE 1: AC CHARACTERISTICS** 

PARAMETER		SYMBOL	MIN	TYP	UNITS
Total Programmable Delay		$TD_T$		7	$T_INC$
Inherent Delay		$TD_0$		2.2	ns
Address to Input Setup Time		T <sub>AIS</sub>	2.9		ns
Output to Address Change		T <sub>OAX</sub>	See Text		
Input Period	Absolute	PERIN	30		% of TD <sub>⊤</sub>
	Suggested	PERIN	50		% of TD <sub>⊤</sub>
	Recommended	PERIN	200		% of TD <sub>⊤</sub>
Input Pulse Width	Absolute	PW <sub>IN</sub>	15		% of TD <sub>⊤</sub>
	Suggested	PW <sub>IN</sub>	25		$\%$ of $TD_T$
	Recommended	PW <sub>IN</sub>	100		% of TD <sub>⊤</sub>

**TABLE 2: ABSOLUTE MAXIMUM RATINGS** 

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	$V_{EE}$	-7.0	0.3	V	
Input Pin Voltage	$V_{IN}$	V <sub>EE</sub> - 0.3	0.3	V	
Storage Temperature	T <sub>STRG</sub>	-65	150	С	
Lead Temperature	T <sub>LEAD</sub>		300	С	10 sec

**TABLE 3: DC ELECTRICAL CHARACTERISTICS** 

(0C to 85C)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
High Level Output Voltage	V <sub>OH</sub>	-1.025	-0.880	V	$V_{IH} = MAX,50\Omega$ to -2V
Low Level Output Voltage	$V_{OL}$	-1.810	-1.620	V	$V_{IL} = MIN, 50\Omega$ to -2V
High Level Input Voltage	$V_{IH}$	-1.165	-0.880	V	
Low Level Input Voltage	$V_{IL}$	-1.810	-1.475	<b>V</b>	
High Level Input Current	I <sub>IH</sub>		340	μΑ	$V_{IH} = MAX$
Low Level Input Current	I <sub>IL</sub>	0.5		μΑ	$V_{IL} = MIN$

## **DELAY LINE AUTOMATED TESTING**

#### **TEST CONDITIONS**

INPUT: OUTPUT:


Source Impedance:  $50\Omega$  Max.

Rise/Fall Time: 1.0 ns Max. (measured


between 20% and 80%)

Pulse Width:  $PW_{IN} = 10 \text{ns}$ Period:  $PER_{IN} = 100 \text{ns}$ 

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.



**Test Setup** 



**Timing Diagram For Testing**